

HX24LC512B

- Low-voltage Operation
- 1.8 (VCC = 1.8V to 5.5V)
- Operating Ambient Temperature: -40°C to +85°C
- Internally Organized 65,536 X 8 (512K),
- Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- IMHZ(5V),400 kHz (1.8V, 2.5V, 2.7V)

Compatibility Write Protect F

- Write Protect Pin for Hardware Data Protection
- 128-byte Page (512K) Write Modes
- Partial Page Writes Allowed
- Self-timed Write Cycle (5 ms max)
- High-reliability
- Endurance: 1 Million Write Cycles
- Data Retention: 100 Years
- 8-lead PDIP, 8-lead JEDEC SOIC and 8-lead TSSOP Packages

General Description

The HX24LC512B provides 524,288 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 65,536 words of 8 bits each. The device's cascadable feature allows up to eight devices to share a common two-wire bus.

The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-pin PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead TSSOP.

Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
HX24LC512BPG	DIP-8L	24LC512	TUBE	2000pcs/box
HX24LC512BDRG	SOP-8L	24LC512	REEL	4000pcs/reel
HX24LC512BMMRG	MSOP-8L	24LC512	REEL	3000pcs/reel
HX24LC512BPWRG	TSSOP-8L	24LC512	REEL	2500pcs/reel

Pin Configuration

8-lead	8-lead PDIP		TSSOP	8-lead SOIC	
A0 [1	8 UVCC	A0 [1	8 - VCC	A0 1	8 UCC
A1 [2	7 UWP	A1 [2	7 - WP	A1 2	7 WP
NC [3	6 DSCL	NC [3	6 - SCL	NC 3	6 SCL
GND [4	5 DSDA	GND [4	5 - SDA	GND 4	5 SDA

Pin Descriptions


Table 1: Pin Configuration

Pin Designation	Туре	Name and Functions		
A0 - A2	1	Address Inputs		
SDA	I/O & Open-drain	Serial Data		
SCL	I	Serial Clock Input		
WP I		Write Protect		
GND P		Ground		
Vcc P		Power Supply		
NC	NC	No Connect		



HX24LC512B

Block Diagram





Pin Descriptions

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1, and A0 pins are device address inputs that are hardwired (directly to GND or to Vcc) for compatibility with other HX24LC512B devices. When the pins are hardwired, as many as eight 512K devices may be addressed on a single bus system. (Device addressing is discussed in detail under "Device Addressing," page 8.) A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A2, A1, and A0 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Fs-Rank recommends always connecting the address pins to a known state. When using a pull-up resistor, Fs-Rank recommends using $10k \Omega$ or less.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected directly to Vcc, all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Fs-Rank recommends always connecting the WP pins to a known state. When using a pull-up resistor, Fs-Rank recommends using $10k \Omega$ or less.

	Part of the Array Protected	
WP Pin Status:	HX24LC512B	
At VCC	Full (512K) Array	
At GND	Normal Read/Write Operations	

Table 2: Write Protect

Memory Organization

HX24LC512B, 512K SERIAL EEPROM: The 512K is internally organized as 512 pages of 128 bytes each. Random word addressing requires a 16-bit data word address.

Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 1 on page 4). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see to Figure 2 on page 5).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2 on page 5).





ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The HX24LC512B features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.









HX24LC512B

Figure 2. Start and Stop Definition







3. Device Addressing

The 512K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see to Figure 4 on page 4).

The device address word consists of a mandatory $1^{"}$, $0^{"}$ sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 512K uses the three device address bits A2,A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2,A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

DATA SECURITY: The HX24LC512B has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at VCC.





Write Operations

BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0". The addressing device, such as a microcontroller, then must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 6-2 on page 10).

PAGE WRITE: The 512K EEPROM is capable of 128-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 127 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6-3 on page 11).

The data word address lower 7 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 128 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. The address roll over during write is from the last byte of the current page to the first byte of the same page.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The Read/Write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.

Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/Write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by "1". This address stays valid between operations as long as the chip power is maintained. The address roll over during read is from the last byte of the last memory page, to the first byte of the first page.

Once the device address with the Read/Write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The

microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 6-4 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the Read/Write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 6-5 on page 11).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an



acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 6-6 on page 11).

Figure 4. Device Address





Figure 5. Byte Write










Figure 7. Current Address Read




Figure 8. Random Read





Figure 9. Sequential Read







Electrical Characteristics

Absolute Maximum Stress Ratings

DC Supply Voltage
Input / Output Voltage GND-0.3V to VCC+0.3V
Operating Ambient Temperature40℃ to +85℃
Storage Temperature65℃ to +150℃

*Comments

Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, VCC = +1.7V to +5.5V (unless otherwise noted)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Supply Voltage	V _{cc1}	1.8	-	5.5	V	
Supply Voltage	V _{cc2}	2.5	-	5.5	V	
Supply Voltage	V _{cc3}	2.7	-	5.5	V	
Supply Voltage	V _{cc4}	4.5	-	5.5	V	
Supply Current V _{CC} = $5.0V$	I _{cc1}	-	0.4	1.0	mA	READ at 400 kHz
Supply Current $V_{CC} = 5.0V$	I _{cc2}	-	2.0	3.0	mA	WRITE at 400 kHz
Standby Current V _{CC} = $1.7V$	I _{sb1}	-	0.6	1.0	μA	V _{IN} = VCC or VSS
Standby Current V _{CC} = $2.5V$	I _{sb2}	-	1.0	2.0	μA	V _{IN} = VCC or VSS
Standby Current $V_{CC} = 2.7V$	I _{sb3}	-	1.0	2.0	μA	V _{IN} = VCC or VSS
Standby Current V _{CC} = $5.0V$	I _{SB4}	-	1.0	5.0	μA	V _{IN} = VCC or VSS
Input Leakage Current	ILI	-	0.10	3.0	μA	V _{IN} = VCC or VSS
Output Leakage Current	I _{LO}	-	0.05	3.0	μA	V _{out} = VCC or VSS
Input Low Level	V _{IL}	-0.3		VCC x 0.3	V	
Input High Level	V _{IH}	VCC x 0.7	-	VCC + 0.3	V	
Output Low Level VCC =5.0V	V _{ol3}	-	-	0.4	V	I _{oL} = 3.0 mA
Output Low Level VCC =3.0V	V _{ol2}	-	-	0.4	V	I _{oL} = 2.1 mA
Output Low Level VCC =1.7V	V _{ol1}	-	-	0.2	V	I _{oL} = 0.15 mA



Pin Capacitance

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Input/Output Capacitance (SDA)	Сі/о	-	-	8	pF	V _{I/0} = 0V
Input Capacitance (A0, A1, A2, SCL)	Cin	-	-	6	pF	$V_{IN} = 0V$

AC Electrical Characteristics

Applicable over recommended operating range from $T_A = -40$ °C to +85°C, VCC = +1.7V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)


Parameter	Symbol	1.7-volt		5.0-volt			Units	
Parameter		Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Clock Frequency, SCL	fscl	-	-	400	-	-	1000	kHz
Clock Pulse Width Low	t ∟ow	1.2	-	-	0.6	-	-	μs
Clock Pulse Width High	^t ніgн	0.6	-	-	0.4	-	-	μs
Noise Suppression Time	tı	-	-	50	-	-	50	ns
Clock Low to Data Out Valid	taa	0.1	-	0.9	0.09	-	0.9	μs
Time the bus must be free before a new transmission can start	tвuf	1.2	-	-	0.5	-	-	μs
Start Hold Time	t _{hd.sta}	0.6	-	-	0.25	-	-	μs
Start Setup Time	tsu.sta	0.6	-	-	0.25	-	-	μs
Data In Hold Time	t _{hd.dat}	0	0	-	0	-	0	μs
Data In Setup Time	tsu.dat	100	0	-	100	-	0	ns
Inputs Rise Time	t _R	-	-	0.3	-	-	0.3	μs
Inputs Fall Time	t⊧	-	-	300	-	-	300	ns
Stop Setup Time	^t su.sто	0.6	-	-	0.25	-	-	μs
Data Out Hold Time	t _{DH}	50	-	-	50	-	-	ns
Write Cycle Time	twr	-	5	5	-	-	5	ms
5.0V, 25°C, Byte Mode	Enduranc e	1M	-	-		-	-	Write Cycles



1	N			
	IN	Ο	1=	


Note		
	1. This parameter is characterized an	d is not 100% tested.
	2. AC measurement conditions:	R∟ (connects to Vcc): 1.3 k Ω(2.5V, 5V), 10 k Ω(1.8V)
		Input pulse voltages: 0.3 Vcc to 0.7 Vcc
		Input rise and fall time: \leq 50 ns
		Input and output timing reference voltages: 0.5 Vcc
		The value of R∟ should be concerned according to the actual loading on the user's system.


Bus Timing



Write Cycle Timing

Figure 11. SCL: Serial Clock, SDA: Serial Data I/O









PACKAGE

HX24LC512B





PACKAGE





Important statement:

Shenzhen Hanschip semiconductor co., ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents. 单击下面可查看定价,库存,交付和生命周期等信息

>>HGC(深圳汉芯)