

## DIFFERENTIAL TRANSCEIVER WITH TRANSIENT VOLTAGE SUPPRESSION

- Integrated Transient Voltage Suppression
- ESD Protection for Bus Terminals Exceeds:
  ±30 kV IEC 61000-4-2, Contact Discharge
  ±15 kV IEC 61000-4-2, Air-Gap Discharge
  ±15 kV EIA/JEDEC Human Body Model
  - Circuit Damage Protection of 400-W Peak
- Controlled Driver Output-Voltage Slew Rates Allow Longer Cable Stub Lengths
- 250-kbps in Electrically Noisy Environments

(Typical) Per IEC 61000-4-5


- Open-Circuit Fail-Safe Receiver Design
- 1/4 Unit Load Allows for 128 Devices Connected on Bus
- Thermal Shutdown Protection
- Power-Up/-Down Glitch Protection
- Each Transceiver Meets or Exceeds the Requirements of TIA/EIA-485 (RS-485) and ISO/IEC 8482:1993(E) Standards
- Low Disabled Supply Current 300 μA Max
- Pin Compatible With SN75176
- Applications:
  - Industrial Networks
  - Utility Meters
  - Motor Control

## description


The SN75LBC184 and SN65LBC184 are differential data line transceivers in the trade-standard footprint of the SN75176 with built-in protection against high-energy noise transients. This feature provides a substantial increase in reliability for better immunity to noise transients coupled to the data cable over most existing devices. Use of these circuits provides a reliable low-cost direct-coupled (with no isolation transformer) data line interface without requiring any external components.

The SN75LBC184 and SN65LBC184 can withstand overvoltage transients of 400-W peak (typical). The conventional combination wave called out in IEC 61000-4-5 simulates the overvoltage transient and models a unidirectional surge caused by overvoltages from switching and secondary lightning transients.

SN65LBC184D (Marked as 6LB184) SN75LBC184D (Marked as 7LB184) SN65LBC184P (Marked as 65LBC184) SN75LBC184P (Marked as 75LBC184)



## functional logic diagram (positive logic)






Figure 1. Surge Waveform — Combination Wave




## description (continued)

A biexponential function defined by separate rise and fall times for voltage and current simulates the combination wave. The standard 1.2  $\mu$ s/50  $\mu$ s combination waveform is shown in Figure 1 and in the test description in Figure 15.

The device also includes additional desirable features for party-line data buses in electrically noisy environment applications including industrial process control. The differential-driver design incorporates slew-rate-controlled outputs sufficient to transmit data up to 250 kbps. Slew-rate control allows longer unterminated cable runs and longer stub lengths from the main backbone than possible with uncontrolled and faster voltage transitions. A unique receiver design provides a fail-safe output of a high level when the inputs are left floating (open circuit). The SN75LBC184 and SN65LBC184 receiver also includes a high input resistance equivalent to one-fourth unit load allowing connection of up to 128 similar devices on the bus.

The SN75LBC184 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The SN65LBC184 is characterized from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### schematic of inputs and outputs





#### **DRIVER FUNCTION TABLE**

INPUT	T ENABLE	OU	ITPUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

#### **RECEIVER FUNCTION TABLE**

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A – B	RE	R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 \text{ V}$	L	L
X	Н	Z
Open	L	Н


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

#### **AVAILABLE OPTIONS**

	PACKAGE					
TA	PLASTIC SMALL-OUTLINE <sup>†</sup> PLASTIC DUAL-IN-LINE PACKAGE (JEDEC MS-012) (JEDEC MS-001)					
0°C to 70°C	SN75LBC184D	SN75LBC184P				
-40°C to 85°C	SN65LBC184D	SN65LBC184P				

<sup>†</sup> Add R suffix for taped and reel.

# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	0.5 V to 7 V
Continuous voltage range at any bus terminal	–15 V to 15 V
Data input/output voltage	0.3 V to 7 V
Receiver output current, IO	±20 mA
Electrostatic discharge: Contact discharge (IEC61000-4-2)	A, B, GND (see Note 2)
Air discharge (IEC61000-4-2)	A, B, GND (see Note 2) 15 kV
Human body model (see Note 3)	A, B, GND (see Note 2) 15 kV
	All pins 3 kV
All terminals (Class 3A) (see Note 2	2) 8 kV
All terminals (Class 3B) (see Note 2	2) 1200 V
Continuous total power dissipation (see Note 4)	Internally Limited

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.
  - 2. GND and bus terminal ESD protection is beyond readily available test equipment capabilities for IEC 61000-4-2, EIA/JEDEC test method A114-A and MIL-STD-883C method 3015. Ratings listed are limits of test equipment; device performance exceeds these limits.
  - 3. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
  - 4. The driver shuts down at a junction temperature of approximately 160°C. To operate below this temperature, see the Dissipation Rating Table.

#### **DISSIPATION RATING TABLE**

PACKAGE T <sub>A</sub> ≤ 25°C POWER RATING		DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
D	725 mW	5.8 mW/°C	464 mW	377 mW	
Р	1150 mW	9.2 mW/°C	736 mW	598 mW	

#### recommended operating conditions

		MIN‡	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Voltage at any bus terminal (separate	ly or common mode), V <sub>I</sub> or V <sub>IC</sub>	-7		12	V
High-level input voltage, V <sub>IH</sub>	D, DE, and RE	2			V
Low-level input voltage, V <sub>IL</sub>	D, DE, and RE			8.0	V
Differential input voltage,  V <sub>ID</sub>				12	V
LEak land autout account 1	Driver	-60			mA
High-level output current, IOH	Receiver	-8			mA
	Driver			60	
Low-level output current, IOL	Receiver			4	mA
On anothing from a sin to remove the sections. T	SN75LBC184	0		70	°C
Operating free-air temperature, T <sub>A</sub>	SN65LBC184	-40		85	°C

<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet.



#### **DRIVER SECTION**

# electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		ALTERNATE SYMBOLS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$DE = \overline{RE} = 5 \text{ V}$ , No Load		12	25	mA
lcc	Supply current	NA	$\overline{RE} = 0 \text{ V},$ $\overline{RE} = 5 \text{ V},$ No Load		175	300	μΑ
I <sub>IH</sub>	High-level input current (D, DE, RE)	NA	V <sub>I</sub> = 2.4 V			50	μΑ
I <sub>I</sub> L	Low-level input current (D, DE, RE)	NA	V <sub>I</sub> = 0.4 V	-50			μΑ
			V <sub>O</sub> = −7 V	-250	-120		
los	Short-circuit output current (see Note 5)	NA	AO = ACC			250	mA
	(555 145.6 5)		V <sub>O</sub> = 12 V			250	
loz	High-impedance output current	NA		See Receiver I <sub>I</sub>		er I <sub>I</sub>	mA
VO	Output voltage	V <sub>oa</sub> , V <sub>ob</sub>	I <sub>O</sub> = 0	0		VCC	V
VOC(PP)	Peak-to-peak change in common- mode output voltage during state transitions	NA	See Figures 5 and 6 0.8			V	
Voc	Common-mode output voltage	V <sub>os</sub>	See Figure 4	1		3	V
ΔV <sub>OC</sub> (SS)	Magnitude of change, common- mode steady-state output voltage	$ V_{OS} - \overline{V}_{OS} $	See Figure 5			0.1	V
11/2-1	Magnitude of differential output		IO = 0	1.5		6	V
IVODI	voltage  V <sub>A</sub> – V <sub>B</sub>	Vo	$R_L = 54 \Omega$ , See Figure 4	1.5			V
Δ V <sub>OD</sub>	Change in differential voltage mag- nitude between logic states	$  V_t  -  \overline{V}_t  $	R <sub>L</sub> = 54 Ω			0.1	V

<sup>†</sup> All typical values are measured with  $T_A = 25^{\circ}C$  and  $V_{CC} = 5$  V. NOTE 5: This parameter is measured with only one output being driven at a time.

# switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT		
t <sub>d(DH)</sub>	Differential output delay time, low-to-high-level output						1.3	μs	
t <sub>d(DL)</sub>	Differential-output delay time, high-to-low-level output	]				1.3	μs		
tPLH	Propagation delay time, low-to-high-level output	R <sub>L</sub> = 54 Ω, See Figure 5					0.5	1.3	μs
tPHL	Propagation delay time, high-to-low-level output				$C_L = 50 pF$ ,		0.5	1.3	μs
t <sub>sk(p)</sub>	Pulse skew $( t_{d(DH)} - t_{d(DL)} )$				75	150	ns		
t <sub>r</sub>	Rise time, single ended					0.25		1.2	μs
t <sub>f</sub>	Fall time, single ended	]		0.25		1.2	μs		
<sup>t</sup> PZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 2			3.5	μs		
tPZL	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 3			3.5	μs		
<sup>t</sup> PHZ	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 2			2	μs		
tPLZ	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 3			2	μs		



## **RECEIVER SECTION**

# electrical characteristics over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT
		$DE = \overline{RE} = 0 \text{ V},$	No Load				3.9	mA
ICC	Supply current (total package)	RE = 5 V, No Load	DE = 0 V,				300	μА
			V <sub>I</sub> = 12 V				250	
I <sub>I</sub>	Input current	Other input = 0 V	V <sub>I</sub> = 12 V,	VCC = 0			250	4
			V <sub>I</sub> = −7 V		-200			μΑ
			$V_I = -7 V$ ,	VCC = 0	-200			
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$					±100	μΑ
V <sub>hys</sub>	Input hysteresis voltage					70		mV
V <sub>IT+</sub>	Positive-going input threshold voltage						200	mV
$V_{IT-}$	Negative-going input threshold voltage				-200			mV
VOH	High-level output voltage	$I_{OH} = -8 \text{ mA}$	Figure 7	·	2.8			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4 mA	Figure 7	·	·		0.4	V

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# switching characteristics over recommended operating conditions (unless otherwise noted)


PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C 50 = E	Can Figure 7			150	ns
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 50 pF, See Figure 7				150	ns
t <sub>sk(p)</sub>	Pulse skew ( tpHL - tpLH )					50	ns
t <sub>r</sub>	Rise time, single ended	Coo Figure 7			20		ns
tf	Fall time, single ended	See Figure 7			20		ns
<sup>t</sup> PZH	Output enable time to high level					100	ns
tPZL	Output enable time to low level	See Figure 8				100	ns
tPHZ	Output disable time from high level	See rigule o				100	ns
tPLZ	Output disable time from low level					100	ns






- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle,  $t_{\Gamma} \le 10$  ns,  $t_{\Gamma} \le 10$  ns,
  - B.  $C_L$  includes probe and jig capacitance.

Figure 2. Driver tpzH and tpHZ Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle,  $t_{\Gamma} \le 10$  ns,  $t_{f} \le 10$  ns,  $t_{O} = 50 \Omega$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Driver tpZL and tpLZ Test Circuit and Voltage Waveforms



- NOTES: A. Resistance values are in ohms and are 1% tolerance.
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Driver Test Circuit, Voltage, and Current Definitions







Figure 5. Driver Timing, Voltage and Current Waveforms






NOTES: A. Resistance values are in ohms and are 1% tolerance.

B. C<sub>L</sub> includes probe and jig capacitance (± 10%).


Figure 6. Driver V<sub>OC(PP)</sub> Test Circuit and Waveforms



NOTE A: This value includes probe and jig capacitance ( $\pm$  10%).

Figure 7. Receiver t<sub>PLH</sub> and t<sub>PHL</sub> Test Circuit and Voltage Waveforms






NOTE A: This value includes probe and jig capacitance ( $\pm$  10%).

Figure 8. Receiver  $t_{PZL}$ ,  $t_{PLZ}$ ,  $t_{PZH}$ , and  $t_{PHZ}$  Test Circuit and Voltage Waveforms




#### TYPICAL CHARACTERISTICS

# DRIVER DIFFERENTIAL OUTPUT VOLTAGE



# DRIVER PROPAGATION DELAY TIME



# DRIVER TRANSITION TIME





Figure 11


### **DIFFERENTIAL OUTPUT VOLTAGE**




http://www.hgsemi.com.cn



#### TYPICAL CHARACTERISTICS



#### **APPLICATION INFORMATION**



NOTE A: The line should be terminated at both ends in its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 14. Typical Application Circuit



#### **APPLICATION INFORMATION**

# 'LBC184 test description

The 'LBC184 is tested against the IEC 61000–4–5 recommended transient identified as the combination wave. The combination wave provides a 1.2-/50- $\mu$ s open-circuit voltage waveform and a 8-/20- $\mu$ s short-circuit current waveform shown in Figure 15. The testing is performed with a combination/hybrid pulse generator with an effective output impedance of 2  $\Omega$ . The setup for the overvoltage stress is shown in Figure 16 with all testing performed with power applied to the 'LBC184 circuit.

#### NOTE

High voltage transient testing is done on a sampling basis.




Figure 15. Short-Circuit Current Waveforms

The 'LBC184 is tested and evaluated for both maximum (single pulse) as well as life test (multiple pulse) capabilities. The 'LBC184 is evaluated against transients of both positive and negative polarity and all testing is performed with the worst-case transient polarity. Transient pulses are applied to the bus pins (A & B) across ground as shown in Figure 16.




Figure 16. Overvoltage-Stress Test Circuit

An example waveform as seen by the 'LBC184 is shown in Figure 17. The bottom trace is current, the middle trace shows the clamping voltage of the device and the top trace is power as calculated from the voltage and current waveforms. This example shows a peak clamping voltage of 16 V, peak current of 33.6 A yielding an absorbed peak power of 538 W.

#### NOTE

A circuit reset may be required to ensure normal data communications following a transient noise pulse of greater than 250 W peak.



# **APPLICATION INFORMATION**




Figure 17. Typical Surge Waveform Measured At Terminals 5 and 7



# Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>HGSEMI (华冠)