

Two-Wire Serial EEPROM

128K (8-bit wide)

FEATURES

- ❑ Low voltage and low power operations:
 - AT24C128 : $V_{CC} = 1.8V$ to 5.5V
- ❑ 64 bytes page write mode.
- ❑ Partial page write operation allowed.
- ❑ Internally organized: 16,384 x8 (128K).
- ❑ Standard 2-wire bi-directional serial interface.
- ❑ Schmitt trigger, filtered inputs for noise protection.
- ❑ Self-timed write cycle (5ms maximum).
- ❑ 1 MHz (2.5-5 V), 400 kHz (1.8V) Compatibility.
- ❑ Automatic erase before write operation.
- ❑ Write protect pin for hardware data protection.
- ❑ High reliability: typically 1,000,000 cycles endurance.
- ❑ 100 years data retention.
- ❑ Industrial temperature range (-40°C to 85°C).
- ❑ Standard 8-lead DIP/SOP/MSOP/TSSOP/UDFN Pb-free packages.


DESCRIPTION

The AT24C128 series are 131,072 bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 16,384 words of 8 bits (one byte) each. The devices are fabricated with proprietary advanced CMOS process for low power and low voltage applications. These devices are available in standard 8-lead DIP, 8-lead SOP, 8-lead MSOP, 8-lead TSSOP, and 8-lead UDFN packages. A standard 2-wire serial interface is used to address all read and write functions. Our extended V_{CC} range (1.8V to 5.5V) devices enables wide spectrum of applications.

PIN CONFIGURATION

| Pin Name | Pin Function |
|------------|---------------------------------------|
| A2, A1, A0 | Device Address Inputs |
| SDA | Serial Data Input / Open Drain Output |
| SCL | Serial Clock Input |
| WP | Write Protect |
| NC | No-Connect |


All these packaging types come in Pb-free certified.



ABSOLUTE MAXIMUM RATINGS

| | |
|--|--------------------------|
| Industrial operating temperature: | -40°C to 85°C |
| Storage temperature: | -50°C to 125°C |
| Input voltage on any pin relative to ground: | -0.3V to $V_{CC} + 0.3V$ |
| Maximum voltage: | 8V |
| ESD Protection on all pins: | >2000V |

* Stresses exceed those listed under "Absolute Maximum Rating" may cause permanent damage to the device. Functional operation of the device at conditions beyond those listed in the specification is not guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.



Block Diagram

PIN DESCRIPTIONS

(A) SERIAL CLOCK (SCL)

The rising edge of this SCL input is to latch data into the EEPROM device while the falling edge of this clock is to clock data out of the EEPROM device.

(B) DEVICE / CHIP SELECT ADDRESSES (A2, A1, A0)

These are the chip select input signals for the serial EEPROM devices. Typically, these signals are hardwired to either V_{IH} or V_{IL} . If left unconnected, they are internally recognized as V_{IL} .

(C) SERIAL DATA LINE (SDA)

SDA data line is a bi-directional signal for the serial devices. It is an open drain output signal and can be wired-OR with other open-drain output devices.

(D) WRITE PROTECT (WP)

The AT24C128 devices have a WP pin to protect the whole EEPROM array from programming. Programming operations are allowed if WP pin is left un-connected or input to V_{IL} . Conversely all programming functions are disabled if WP pin is connected to V_{IH} or V_{CC} . Read operations is not affected by the WP pin's input level.

MEMORY ORGANIZATION

The AT24C128 devices have 256 pages. Since each page has 64 bytes, random word addressing to AT24C128 will require 14 bits data word addresses.

DEVICE OPERATION

(A) SERIAL CLOCK AND DATA TRANSITIONS

The SDA pin is typically pulled to high by an external resistor. Data is allowed to change only when Serial clock SCL is at V_{IL} . Any SDA signal transition may interpret as either a START or STOP condition as described below.

(B) START CONDITION

With SCL V_{IH} , a SDA transition from high to low is interpreted as a START condition. All valid commands must begin with a START condition.

(C) STOP CONDITION

With SCL V_{IH} , a SDA transition from low to high is interpreted as a STOP condition. All valid read or write commands end with a STOP condition. The device goes into the STANDBY mode if it is after a read command. A STOP condition after page or byte write command will trigger the chip into the STANDBY mode after the self-timed internal programming finish (see Figure 1).

(D) ACKNOWLEDGE

The 2-wire protocol transmits address and data to and from the EEPROM in 8 bit words. The EEPROM acknowledges the data or address by outputting a "0" after receiving each word. The ACKNOWLEDGE signal occurs on the 9th serial clock after each word.

(E) STANDBY MODE

The EEPROM goes into low power STANDBY mode after a fresh power up, after receiving a STOP bit in read mode, or after completing a self-time internal programming operation.

Figure 1: Timing diagram for START and STOP conditions





Figure 2: Timing diagram for output ACKNOWLEDGE



DEVICE ADDRESSING

The 2-wire serial bus protocol mandates an 8 bits device address word after a START bit condition to invoke a valid read or write command. The first four most significant bits of the device address must be 1010, which is common to all serial EEPROM devices. The next three bits are device address bits. These three device address bits (5th, 6th and 7th) are to match with the external chip select/address pin states. If a match is made, the EEPROM device outputs an ACKNOWLEDGE signal after the 8th read/write bit, otherwise the chip will go into STANDBY mode. However, matching may not be needed for some or all device address bits (5th, 6th and 7th) as noted below. The last or 8th bit is a read/write command bit. If the 8th bit is at V_{IH} then the chip goes into read mode. If a “0” is detected, the device enters programming mode.

WRITE OPERATIONS

(A) BYTE WRITE

A write operation requires two 8-bit data word address following the device address word and ACKNOWLEDGE signal. Upon receipt of this address, the EEPROM will respond with a “0” and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will again output a “0”. The addressing device, such as a microcontroller, must terminate the write sequence with a STOP condition. At this time the EEPROM enters into an internally-timed write cycle state. All inputs are disabled during this write cycle and the EEPROM will not respond until the writing is completed (figure 3).

(B) PAGE WRITE

The 128K EEPROM are capable of 64-byte page write.

A page write is initiated the same way as a byte write, but the microcontroller does not send a STOP condition after the first data word is clocked in. The microcontroller can transmit up to 63 more data words after the EEPROM acknowledges receipt of the first data word. The EEPROM will respond with a “0” after each data word is received. The microcontroller must terminate the page write sequence with a STOP condition (see Figure 4).

The lower six bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. If more than 64 data words are transmitted to the EEPROM, the data word address will “roll over” and the previous data will be overwritten.

(C) ACKNOWLEDGE POLLING

ACKNOWLEDGE polling may be used to poll the programming status during a self-timed internal programming. By issuing a valid read or write address command, the EEPROM will not acknowledge at the 9th clock cycle if the device is still in the self-timed programming mode. However, if the programming completes and the chip has returned to the STANDBY mode, the device will return a valid ACKNOWLEDGE signal at the 9th clock cycle.

READ OPERATIONS

The read command is similar to the write command except the 8th read/write bit in address word is set to “1”. The three read operation modes are described as follows:

(A) CURRENT ADDRESS READ

The EEPROM internal address word counter maintains the last read or write address plus one if the power supply to the device has not been cut off. To initiate a current address read operation, the microcontroller issues a START bit and a valid device address word with the read/write bit (8th) set to “1”. The EEPROM will response with an ACKNOWLEDGE signal on the 9th serial clock cycle. An 8-bit data word will then be serially clocked out. The internal address word counter will then automatically increase by one. For current address read the micro-controller will not issue an ACKNOWLEDGE signal on the 18th clock cycle. The micro-controller issues a valid STOP bit after the 18th clock cycle to terminate the read operation. The device then returns to STANDBY mode (see Figure 5).

(B) SEQUENTIAL READ

The sequential read is very similar to current address read. The micro-controller issues a START bit and a valid device address word with read/write bit (8th) set to “1”. The EEPROM will response with an ACKNOWLEDGE signal on the 9th serial clock cycle. An 8-bit data word will then be serially clocked out. Meanwhile the internally address word counter will then automatically increase by one.

Unlike current address read, the micro-controller sends an ACKNOWLEDGE signal on the 18th clock cycle signaling the EEPROM device that it wants another byte of data. Upon receiving the ACKNOWLEDGE signal, the EEPROM will serially clocked out an 8-bit data word based on the incremented internal address counter. If the micro-controller needs another data, it sends out an ACKNOWLEDGE signal on the 27th clock cycle. Another 8-bit data word will then be serially clocked out. This sequential read continues as long as the micro-controller sends an ACKNOWLEDGE signal after receiving a new data word. When the internal address counter reaches its maximum valid address, it rolls over to the beginning of the memory array address. Similar to current address read, the micro-controller can terminate the sequential read by not acknowledging the last data word received, but sending a STOP bit afterwards instead (figure 6).

(C) RANDOM READ

Random read is a two-steps process. The first step is to initialize the internal address counter with a target read address using a “dummy write” instruction. The second step is a current address read.

To initialize the internal address counter with a target read address, the micro-controller issues a START bit first, follows by a valid device address with the read/write bit (8th) set to “0”. The EEPROM will then acknowledge. The micro-controller will then send two address words. Again the EEPROM will acknowledge. Instead of sending a valid written data to the EEPROM, the micro-controller performs a current address read instruction to read the data. Note that once a START bit is issued, the EEPROM will reset the internal programming process and continue to execute the new instruction - which is to read the current address (figure 7).

Figure 3: Byte Write




Figure 4: Page Write




Figure 5: Current Address Read




Figure 6: Sequential Read






Figure 7: Random Read



Notes: 1) * = Don't Care bits

Figure 8: SCL and SDA Bus Timing



Electrical Specifications

(A) Power-Up Requirements

During a power-up sequence, the VCC supplied to the device should monotonically rise from GND to the minimum VCC level, with a slew rate no faster than 0.05 V/ μ s and no slower than 0.1 V/ms. A decoupling cap should be connected to the VCC PAD which is no smaller than 10nF.

(B) Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, this device includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the VCC level crosses the internal voltage threshold (V_{POR}) that brings the device out of Reset and into Standby mode. The system designer must ensure the instructions are not sent to the device until the VCC supply has reached a stable value greater than or equal to the minimum VCC level.




Figure 11: Power on and Power down

If an event occurs in the system where the VCC level supplied to the device drops below the maximum V_{POR} level specified, it is recommended that a full power cycle sequence be performed by first driving the VCC pin to GND, waiting at least the minimum t_{POFF} time and then performing a new power-up sequence in compliance with the requirements defined in this section.

AC CHARACTERISTICS

| Symbol | Parameter | 1.8V | | 2.5-5.0 V | | Unit |
|--------------------------|---|-----------|-----|-----------|------|--------------|
| | | Min | Max | Min | Max | |
| f _{SCL} | Clock frequency, SCL | | 400 | | 1000 | kHz |
| t _{LOW} | Clock pulse width low | 1.3 | | 0.4 | | μs |
| t _{HIGH} | Clock pulse width high | 0.6 | | 0.4 | | μs |
| t _I | Noise suppression time ⁽¹⁾ | | 100 | | 50 | ns |
| t _{AA} | Clock low to data out valid | | 0.9 | | 0.55 | μs |
| t _{BUF} | Time the bus must be free before a new transmission can start ⁽¹⁾ | 1.3 | | 0.5 | | μs |
| t _{HD.STA} | START hold time | 0.6 | | 0.25 | | μs |
| t _{SU.STA} | START set-up time | 0.6 | | 0.25 | | μs |
| t _{HD.DAT} | Data in hold time | 0 | | 0 | | μs |
| t _{SU.DAT} | Data in set-up time | 100 | | 100 | | ns |
| t _R | Input rise time ⁽¹⁾ | | 0.3 | | 0.3 | μs |
| t _F | Input fall time ⁽¹⁾ | | 300 | | 100 | ns |
| t _{SU.STO} | STOP set-up time | 0.6 | | 0.25 | | μs |
| t _{DH} | Date out hold time | 50 | | 50 | | ns |
| t _{PWR,R} | V _{CC} slew rate at power up | 0.1 | 50 | 0.1 | 50 | V/ms |
| t _{PUP} | Time required after V _{CC} is stable before the device can accept commands | 100 | | 100 | | μs |
| t _{POFF} | Minimum time at V _{CC} =0V between power cycles | 500 | | 500 | | ms |
| t _{WR} | Write cycle time | | 5 | | 5 | ms |
| Endurance ⁽¹⁾ | 25°C, Page Mode, 3.3V | 1,000,000 | | | | Write Cycles |

Notes: 1. This Parameter is expected by characterization but are not fully screened by test.

2. AC Measurement conditions:

R_L (Connects to V_{CC}): 1.3KΩ

Input Pulse Voltages: 0.3V_{CC} to 0.7V_{CC}

Input and output timing reference Voltages: 0.5V_{CC}

DC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Min | Typical | Max | Units |
|------------------|-------------------------------|--|-----------------------|---------|-----------------------|-------|
| V _{CC1} | 24C128 supply V _{CC} | | 1.8 | | 5.5 | V |
| I _{CC1} | Supply read current | V _{CC} @ 5.0V SCL = 100 kHz | | 0.4 | 1.0 | mA |
| I _{CC2} | Supply write current | V _{CC} @ 5.0V SCL = 100 kHz | | 2.0 | 3.0 | mA |
| I _{SB1} | Supply current | V _{CC} @ 1.8V, V _{IN} = V _{CC} or V _{SS} | | < 1.0 | | μA |
| I _{SB2} | Supply current | V _{CC} @ 2.5V, V _{IN} = V _{CC} or V _{SS} | | < 1.0 | | μA |
| I _{SB3} | Supply current | V _{CC} @ 5.0V, V _{IN} = V _{CC} or V _{SS} | | < 1.0 | | μA |
| I _{IL} | Input leakage current | V _{IN} = V _{CC} or V _{SS} | | | 3.0 | μA |
| I _{LO} | Output leakage current | V _{IN} = V _{CC} or V _{SS} | | | 3.0 | μA |
| V _{IL} | Input low level | | -0.6 | | V _{CC} ×0.3 | V |
| V _{IH} | Input high level | | V _{CC} × 0.7 | | V _{CC} + 0.5 | V |
| V _{OL2} | Output low level | V _{CC} @ 3.0V, I _{OL} = 2.1 mA | | | 0.4 | V |
| V _{OL1} | Output low level | V _{CC} @ 1.8V, I _{OL} = 0.15 mA | | | 0.4 | V |

Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.

单击下面可查看定价，库存，交付和生命周期等信息

[>>HGSEMI\(华冠\)](#)