


## **CURRENT MODE PWM CONTROLLER**

#### **FEATURES**

- Optimized for off-line and DC to DC converts
- Low start up current (<0.5mA)</li>
- Automatic feed forward compensation
- Pulse-by-Pulse current limiting
- Enhanced load response characteristics
- Under-voltage lockout with hysteresis
- Double pulse Suppression
- High current totem pole output
- Internally trimmed bandgap reference
- 500kHz operation



#### ORDERING INFORMATION

DEVICE	Package Type	MARKING	Packing	Packing Qty
UC2842BN	DIP-8	UC2842B	TUBE	2000pcs/Box
UC2842BM/TR	SOP-8	UC2842B	REEL	2500pcs/Reel

#### **DESCRIPTION**


The UC2842B provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 0.5mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N channel MOSFETs, is low in the off state.

#### **APPLICATIONS**


Power converter



## **BLOCK DIAGRAM**



## **PIN CONFIGURATION**



## **PIN DESCRIPTION**

Pin No.	Pin Name	I/O	Pin Description			
1	COMP	I/O	Error amplifier compensation pin			
2	VFB	I	Error amplifier input			
3	I <sub>SENSE</sub>	I	Current sense comparator input			
4	R <sub>T</sub> / C <sub>T</sub>	I/O	Oscillator RC input			
5	GND	/	Device power supply ground terminal			
6	OUTPUT	0	PWM Output			
7	V <sub>CC</sub>	/	Device positive voltage supply			
8	$V_{REF}$	0	Oscillator voltage reference			



### **ABSOLUTE MAXIMUM RATINGS**

Characteristics	Symbol	Rating	Unit
Supply Voltage	VCC	30	V
Output Current	lo	±1	Α
Output Energy (capacitive Load)	W	5	μJ
Analog Inputs (pin 2,3)	VI(ANA)	-0.3 to +6.3	V
Error Amplifier Output Sink Current	ISINK(EA)	10	mA
Power Dissipation at Tamb≤25°C	PD	700	mW
Thermal Resistance, Junction to Ambient	RthJA	180.6	°C/W
Junction Temperature	TJ	150	°C
Storage Temperature	Tstg	-65~+150	°C
Lead Temperature (Soldering, 10 seconds)	T <sub>L</sub>	245	°C

**Note**: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured.

## RECOMMENDED OPERATING CONDITION

(UNLESS OTHERWISE SPECIFIED, TA=25°C)

Characteri	Symbol	Min.	Тур.	Max.	Unit	
Supply Voltage		Vcc			28	V
Input Voltage	R <sub>T</sub> /C <sub>T</sub> 、VFB、	Vı	0		5.5	V
Supply Current		Icc			25	mA
Average Output Curren	t	lo			200	mA
Reference Output Current		lo(ref)			-20	mA
Oscillator Frequency		fosc		100	500	kHz
Operating free-air temp	erature	Та	-40		85	°C

## **ELECTRICAL CHARACTERISTICS**

(UNLESS OTHERWISE SPECIFIED, VCC=15V, Ta=-40~85°C, RT=10KΩ, CT=3.3nF)

Characteristics	Symbol	Test conditions	Min.	Тур.	Max.	Unit
Reference Section						
Output voltage	V <sub>REF</sub>	Ta=25°C, IL=1mA	4.95	5.00	5.05	V
Liner regulation	$\Delta V_{REF1}$	Vcc=12V~25V		6	20	mV
Load regulation	$\Delta V_{REF2}$	IL=1mA~20mA		6	25	mV
Temperature stability	TS			0.2	0.4	mV/C
Total output variation	$\Delta V_{REF3}$	Line, Load, Temp	4.82		5.18	V
Output Noise Voltage	Vosc	10Hz≤f≤10kHz, Ta=25°C		50		μV
Long-term stability	S	Ta=25°C, 1000hours		5	25	mV
Output short circuit current	I <sub>SC</sub>	V <sub>REF</sub> =0V, Ta=25°C	-30	-100	-180	mA
Oscillator Section			'	·		
Initial Accuracy	f	Ta=25°C	49	52	55	kHz
Voltage stability	Δf/ΔV <sub>CC</sub>	V <sub>CC</sub> =12V~25V		0.2	1	%
Temp stability	Δf/ΔΤ	Tmin≤Ta≤max		5		%
Amplitude	Vosc	Vpin 4 peak to peak		1.6		V



Error amplifier Section						
Input Voltage	V <sub>I</sub> (EA)	Vpin 1=2.5V	2.42	2.50	2.58	V
Input Bias current	I <sub>BIAS</sub>			-0.1	-2	mA
Open-loop voltage gain	AVOL	2≤Vo≤4V	60	90		dB
Unity Gain Bandwidth	BW	Ta=25°C	0.7	1		mHz
Power supply ripple rejection ratio	PSRR	12≤V <sub>CC</sub> ≤25V	60	70		dB
Output Sink Current	Isink	Vpin 2=2.7V, Vpin 1=1.1V	2	12		mA
Output Source Current	Isource	Vpin 2=2.3V, Vpin 1=5V	-0.5	-1		mA
Vout High	V <sub>OH</sub>	Vpin 2=2.3V, RL=15k to GND	5	6.2		V
Vout Low	V <sub>OL</sub>	Vpin 2=2.7V, RL=15k to VREF		0.8	1.1	V
Current Sense section						
Gain	GV	(note 1, 2)	2.85	3	3.15	V/V
Maximum Input signal	VI(MAX)	Vpin 1=5V(note 1)	0.9	1	1.1	V
Power supply ripple rejection ratio	PSRR	12≤VCC≤25V		70		dB
Input Bias Current	I <sub>BIAS</sub>			-2	-10	Α
Delay to Output	T <sub>PLH</sub>	Vpin 3=0 to 2V		150	300	ns
Output Section						
0.1.11.1	.,	Isink=20mA		0.1	0.4	V
Output low Level	Vol	Isink=200mA		1.6	2.2	V
Outroot High Land	.,,	Isource=20mA	13	13.5		V
Output High Level	V <sub>OH</sub>	Isource=200mA	12	13.5		V
Rise Time	t <sub>R</sub>	Ta=25°C, CL=1nF		50	150	ns
Fall Time	t <sub>F</sub>	Ta=25°C, CL=1nF		50	150	ns
UVLO Saturation	VOL(UVLO)	VCC=5V, Isink=1mA		0.7	1.2	V
Under-Voltage Lockout Outp	out Section					
Start Threshold	V <sub>TH</sub> (ST)		15	16	17	V
Min.Operating Voltage After Turn On	V <sub>OPR(min)</sub>		9	10	11	V
PWM Section						
Min. duty cycle	D <sub>(MIN)</sub>				0	%
Max. duty cycle	D <sub>(MAX)</sub>		94	96	100	%
Total Standby Current						
Start-up Current	I <sub>ST</sub>			0.3	0.5	mA
Operating Supply Current	I <sub>CC(opr)</sub>	Vpin 2=Vpin 3=0V		12	17	mA
Vcc Zener Voltage	Vz	I <sub>CC</sub> =25mA		34		V
	<del>'</del>		i			

note1: Parameters measured at trip point of latch with Vpin 2=0.


2: Gain defined as:

$$A = \frac{\Delta V pin \, 1}{\Delta V pin 3} \, ; \quad 0 \leq V pin \, 3 \leq 0.8 V$$




## **APPLICATION CIRCUIT**

## **OPEN-LOOP LABORATORY TEST CIRCUIT**



High peak current associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin5 in single point GND. The transistor and  $5k\Omega$  potentiometer are used to sample the oscillator waveform and apply an adjustable Ramp to Pin3.


#### **UNDER-VOLTAGE LOCKOUT**



During Under-Voltage Lockout, the output driver is biased to a high impedance state. Pin 6 should be shunt to GND with a bleeder resistor to prevent activating the power switch with output leakage currents.




#### **ERROR AMPLIFIER CONFIGURATION**



Error amplifier can source or sink up to 0.5mA

#### **CURRENT SENSE CIRCUIT**




Peak current (Is) determined by the formula:

Ismax=1.0V/Rs.

A small RC filter be required to suppress switch transients.


#### **SLOPE COMPENSATION**




A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converts requiring duty cycles over 50%. Note that capacitor C, forms a filter with R2 to suppress the leading edge switch spikes.



## **OSCILLATOR SECTION**



#### **SHUTDOWN TECHNIQUES**




Shutdown UC2842B can be accomplished by two methods; either raise pin 3 above 1V or pull Pin 1 below a voltage two diode drops above ground. Either method caused the output of PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pins 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which be reset by cycling Vcc below the lower UVLO threshold. At this point the reference turns off allowing the SCR to reset.




# **Physical Dimensions**

## DIP-8









Dimensions In Millimeters(DIP-8)											
Symbol:	Α	В	D	D1	E	L	L1	а	b	С	d
Min:	6.10	9.00	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54.000
Max:	6.68	9.50	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	2.54 BSC

## SOP-8





Dimensions In Millimeters(SOP-8)									
Symbol:	Α	A1	В	С	C1	D	Q	а	b
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0°	0.35	1.27 BSC
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.45	1.27 BSC



## **Revision History**

DATE	REVISION	PAGE
2018-8-4	New	1-10
2023-9-14	Remove the package MSOP . Update encapsulation type . Update Lead	1、3、4、
2023-3-14	Temperature Updated DIP-8 dimension Add annotation for Maximum Ratings.	8



#### **IMPORTANT STATEMENT:**

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: Select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Huaguan Semiconductor, and the user shall not claim any compensation liability against Huaguan Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.

## 单击下面可查看定价,库存,交付和生命周期等信息

>>HGSEMI (华冠)