


# 12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

- 12-Bit-Resolution A/D Converter
- 10-μs Conversion Time Over Operating Temperature
- 11 Analog Input Channels
- 3 Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Linearity Error . . . ±1 LSB Max
- On-Chip System Clock
- End-of-Conversion Output
- Unipolar or Bipolar Output Operation (Signed Binary With Respect to 1/2 the Applied Voltage Reference)
- Programmable MSB or LSB First
- Programmable Power Down
- Programmable Output Data Length
- CMOS Technology
- Application Report Available<sup>†</sup>


#### description

The TLC2543C and TLC2543I are 12-bit, switchedcapacitor, successive-approximation, analog-todigital converters. Each device has three control inputs [chip select ( $\overline{CS}$ ), the input-output clock (I/O CLOCK), and the address input (DATA INPUT)] and is designed for communication with the serial port of a host processor or peripheral through a serial 3-state output. The device allows high-speed data transfers from the host.




The TLC2543C is characterized for operation from  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ . The TLC2543I is characterized for operation from  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ . The TLC2543M is characterized for operation from  $T_A = -55^{\circ}C$  to  $125^{\circ}C$ .

AIN1 2 19 EOC AIN2 3 18 I/O CLOCK AIN3 4 17 DATA INPUT AIN4 5 16 DATA OUT AIN5 6 15 CS AIN6 7 14 REF+ AIN7 8 13 REF- AIN8 9 12 AIN10	DB, DW, J, OR N PACKAGE (TOP VIEW)					
	AIN0 [ AIN1 [ AIN2 [ AIN3 [ AIN4 [ AIN5 [ AIN6 [ AIN7 [ AIN8 [ GND [	3 4 5 6 7 8 9	19 18 17 16 15 14 13 12	] EOC  /O CLOCK   DATA INPUT   DATA OUT   CS   REF+   REF-   AIN10		





## functional block diagram





## **Terminal Functions**

TERMINAL			DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AIN0 – AIN10	1–9, 11, 12	I	Analog input. These 11 analog-signal inputs are internally multiplexed. The driving source impedance should be less than or equal to 50 $\Omega$ for 4.1-MHz I/O CLOCK operation and be capable of slewing the analog input voltage into a capacitance of 60 pF.
CS	15	I	Chip select. A high-to-low transition on $\overline{CS}$ resets the internal counters and controls and enables DATA OUT, DATA INPUT, and I/O CLOCK. A low-to-high transition disables DATA INPUT and I/O CLOCK within a setup time.
DATA INPUT	17	I	Serial-data input. A 4-bit serial address selects the desired analog input or test voltage to be converted next. The serial data is presented with the MSB first and is shifted in on the first four rising edges of I/O CLOCK. After the four address bits are read into the address register, I/O CLOCK clocks the remaining bits in order.
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. DATA OUT is in the high-impedance state when $\overline{CS}$ is high and active when $\overline{CS}$ is low. With a valid $\overline{CS}$ , DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB/LSB <sup>†</sup> value of the previous conversion result. The next falling edge of I/O CLOCK drives DATA OUT to the logic level corresponding to the next MSB/LSB, and the remaining bits are shifted out in order.
EOC	19	0	End of conversion. EOC goes from a high to a low logic level after the falling edge of the last I/O CLOCK and remains low until the conversion is complete and the data is ready for transfer.
GND	10		Ground. GND is the ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
I/O CLOCK	18	Ι	<ol> <li>Input/output clock. I/O CLOCK receives the serial input and performs the following four functions:</li> <li>It clocks the eight input data bits into the input data register on the first eight rising edges of I/O CLOCK with the multiplexer address available after the fourth rising edge.</li> <li>On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplexer input begins charging the capacitor array and continues to do so until the last falling edge of the I/O CLOCK.</li> <li>It shifts the 11 remaining bits of the previous conversion data out on DATA OUT. Data changes on the falling edge of I/O CLOCK.</li> <li>It transfers control of the conversion to the internal state controller on the falling edge of the last I/O CLOCK.</li> </ol>
REF+	14	I	Positive reference voltage The upper reference voltage value (nominally $V_{CC}$ ) is applied to REF+. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF- terminal.
REF-	13	I	Negative reference voltage. The lower reference voltage value (nominally ground) is applied to REF –.
V <sub>CC</sub>	20		Positive supply voltage

<sup>†</sup> MSB/LSB = Most significant bit /least significant bit



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (any input)	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Output voltage range, V <sub>O</sub>	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Positive reference voltage, V <sub>ref+</sub>	V <sub>CC</sub> + 0.1 V
Negative reference voltage, V <sub>ref</sub>	–0.1 V
Peak input current, I <sub>I</sub> (any input)	±20 mA
Peak total input current, I <sub>I</sub> (all inputs)	±30 mA
Operating free-air temperature range, TA: TLC2543C	
TLC2543I	–40°C to 85°C
TLC2543M	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminal with REF- and GND wired together (unless otherwise noted).

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>				5	5.5	V
Positive reference voltage, $V_{ref+}$ (see No	te 2)			VCC		V
Negative reference voltage, $V_{ref-}$ (see N	ote 2)			0		V
Differential reference voltage, $V_{ref+} - V_{ref}$	f- (see Note 2)		2.5	VCC	V <sub>CC</sub> +0.1	V
Analog input voltage (see Note 2)			0		V <sub>CC</sub>	V
High-level control input voltage, $V_{IH}$		$V_{CC} = 4.5 V \text{ to } 5.5 V$	2			V
Low-level control input voltage, VIL		$V_{CC} = 4.5 V \text{ to } 5.5 V$			0.8	V
Clock frequency at I/O CLOCK					4.1	MHz
Setup time, address bits at DATA INPUT before I/O CLOCK <sup>↑</sup> , t <sub>SU(A)</sub> (see Figure 4)						ns
Hold time, address bits after I/O CLOCK↑, t <sub>h(A)</sub> (see Figure 4)						ns
Hold time, CS low after last I/O CLOCK↓, t <sub>h(CS)</sub> (see Figure 5)						ns
Setup time, CS low before clocking in first address bit, t <sub>SU(CS)</sub> (see Note 3 and Figure 5)						μs
Pulse duration, I/O CLOCK high, twH(I/O			120			ns
Pulse duration, I/O CLOCK low, twL(I/O)			120			ns
Transition time, I/O CLOCK high to low, $t_t$			1	μs		
Transition time, DATA INPUT and $\overline{CS}$ , $t_{t(CS)}$					10	μs
	TLC25430	2	0		70	
Operating free-air temperature, T <sub>A</sub>	TLC2543I		-40		85	°C
	TLC2543N	Λ	-55		125	

NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (11111111111), while input voltages less than that applied to REF- convert as all zeros (00000000000).

3. To minimize errors caused by noise at the  $\overline{CS}$  input, the internal circuitry waits for a setup time after  $\overline{CS} \downarrow$  before responding to control input signals. No attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

4. This is the time required for the clock input signal to fall from V<sub>IL</sub>max or to rise from V<sub>IL</sub>max to V<sub>IL</sub>max. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 μs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

## electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5$ V to 5.5 V, f<sub>(I/O CLOCK)</sub> = 4.1 MHz (unless otherwise noted)

PARAMETER			TEST CO	TLC2543C, TLC2543I				
FARAMETER		TEST CO	MIN	TYP†	MAX	UNIT		
		t volto go	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1.6 mA	2.4			V
VOH	High-level output	l vollage	$V_{CC} = 4.5 V$ to 5.5 V,	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1			v
Vai	Low-level output	voltaga	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 1.6 mA			0.4	V
VOL	Low-level output	voltage	$V_{CC} = 4.5 V$ to 5.5 V,	I <sub>OL</sub> = 20 μA			0.1	v
1	High-impedance	off-state output	$V_{O} = V_{CC},$	CS at V <sub>CC</sub>		1	2.5	۵
IOZ	current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>		1	-2.5	μA
IIН	High-level input current		$V_I = V_{CC}$			1	2.5	μA
IIГ	Low-level input current		V <sub>I</sub> = 0			1	-2.5	μA
ICC	Operating supply current		CS at 0 V			1	2.5	mA
I <sub>CC(PD)</sub>	Power-down current		For all digital inputs, $0 \le V_I \le 0.5 \text{ V or } V_I \ge V_{CC}$ .	– 0.5 V		4	25	μΑ
	Selected channel leakage current		Selected channel at V <sub>CC</sub> ,	Unselected channel at 0 V			1	
			Selected channel at 0 V, Unselected channel at V <sub>CC</sub>	>			-1	μA
	Maximum static analog reference current into REF+		$V_{ref+} = V_{CC},$	$V_{ref-} = GND$		1	2.5	μΑ
C.	Input Analog inputs				30	60	ъĘ	
Ci	capacitance	Control inputs				5	15	рF

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 \text{ V to } 5.5 \text{ V}, f_{(I/O CLOCK)} = 4.1 \text{ MHz}$ (unless otherwise noted)

DADAMETED		TEAT OO	TL						
	PARAMETE	ĸ	TEST CONDITIONS		MIN	түр†	MAX	UNIT	
		t voltogo	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1.6 mA	2.4			V	
VOH	High-level output	l vollage	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1			V	
Ve	Low-level output	voltago	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 1.6 mA			0.4	V	
VOL	Low-level output	voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I <sub>OL</sub> = 20 μA			0.1	V	
1	High-impedance	off-state output	$V_{O} = V_{CC},$	CS at V <sub>CC</sub>		1	2.5		
IOZ	DZ current		$V_{O} = 0,$	CS at V <sub>CC</sub>		1	-2.5	μA	
Iн	High-level input current		$V_{I} = V_{CC}$			1	10	μA	
ΙL	Low-level input current		VI = 0			1	-10	μΑ	
ICC	Operating supply current		CS at 0 V			1	10	mA	
I <sub>CC(PD)</sub>	Power-down current		For all digital inputs, $0 \leq V_I \leq 0.5 \text{ V or } V_I \geq V_{CC}$	– 0.5 V		4	25	μA	
	Colocted abonno	Lleekogo	Selected channel at V <sub>CC</sub> ,	Unselected channel at 0 V			10		
	Selected channel leakage current		Selected channel at 0 V, Unselected channel at V <sub>C</sub> (	2			-10	μA	
	Maximum static a reference curren	0	$V_{ref+} = V_{CC},$	V <sub>ref</sub> = GND		1	2.5	μA	
<u>C</u> .	Input	Analog inputs				30	60	ьE	
C <sub>i</sub> capaci	capacitance	Control inputs				5	15	pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .



# operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 \text{ V}$ to 5.5 V, f<sub>(I/O CLOCK)</sub> = 4.1 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
EL	Linearity error (see Note 5)	See Figure 2			±1	LSB
ED	Differential linearity error	See Figure 2			±1	LSB
EO	Offset error (see Note 6)	See Note 2 and Figure 2			±1.5	LSB
E <sub>G</sub>	Gain error (see Note 6)	See Note 2 and Figure 2			±1	LSB
ET	Total unadjusted error (see Note 7)				±1.75	LSB
		DATA INPUT = 1011		2048		
	Self-test output code (see Table 3 and Note 8)	DATA INPUT = 1100		0		]
		DATA INPUT = 1101		4095		
t <sub>conv</sub>	Conversion time	See Figures 9-14		8	10	μs
t <sub>C</sub>	Total cycle time (access, sample, and conversion)	See Figures 9–14 and Note 9			10 + total I/O CLOCK periods + <sup>t</sup> d(I/O-EOC)	μs
<sup>t</sup> acq	Channel acquisition time (sample)	See Figures 9–14 and Note 9	4		12	I/O CLOCK periods
t <sub>v</sub>	Valid time, DATA OUT remains valid after I/O CLOCK \downarrow $$	See Figure 6	10			ns
<sup>t</sup> d(I/O-DATA)	Delay time, I/O CLOCK $\downarrow$ to DATA OUT valid	See Figure 6			150	ns
<sup>t</sup> d(I/O-EOC)	Delay time, last I/O CLOCK $\downarrow$ to EOC $\downarrow$	See Figure 7		1.5	2.2	μs
td(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MSB/LSB)	See Figure 8			100	ns
<sup>t</sup> PZH <sup>, t</sup> PZL	Enable time, $\overline{\text{CS}}\downarrow$ to DATA OUT (MSB/LSB driven)	See Figure 3		0.7	1.3	μs
<sup>t</sup> PHZ <sup>, t</sup> PLZ	Disable time, $\overline{\text{CS}}$ to DATA OUT (high impedance)	See Figure 3		70	150	ns
<sup>t</sup> r(EOC)	Rise time, EOC	See Figure 8		15	50	ns
<sup>t</sup> f(EOC)	Fall time, EOC	See Figure 7		15	50	ns
<sup>t</sup> r(bus)	Rise time, data bus	See Figure 6		15	50	ns
<sup>t</sup> f(bus)	Fall time, data bus	See Figure 6		15	50	ns
<sup>t</sup> d(I/O-CS)	Delay time, last I/O CLOCK $\downarrow$ to $\overline{\text{CS}} \downarrow$ to abort conversion (see Note 10)				5	μs

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (11111111111), while input voltages less than that applied to REF - convert as all zeros (00000000000).

5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

6. Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the nominal midstep value at the offset point.

7. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.


8. Both the input address and the output codes are expressed in positive logic.

9. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 7).

10. Any transitions of  $\overline{CS}$  are recognized as valid only when the level is maintained for a setup time.  $\overline{CS}$  must be taken low at  $\leq 5 \,\mu s$  of the tenth I/O CLOCK falling edge to ensure a conversion is aborted. Between 5  $\mu s$  and 10  $\mu s$ , the result is uncertain as to whether the conversion is aborted or the conversion results are valid.




## PARAMETER MEASUREMENT INFORMATION




LOCATION	DESCRIPTION	PART NUMBER
U1	OP27	—
C1	10-µF 35-V tantalum capacitor	—
C2	0.1-µF ceramic NPO SMD capacitor	AVX 12105C104KA105 or equivalent
C3	470-pF porcelain Hi-Q SMD capacitor	Johanson 201S420471JG4L or equivalent

#### Figure 1. Analog Input Buffer to Analog Inputs AIN0-AIN10






## PARAMETER MEASUREMENT INFORMATION




NOTE A: To ensure full conversion accuracy, it is recommended that no input signal change occurs while a conversion is ongoing.


#### Figure 5. CS and I/O CLOCK Voltage Waveforms



#### Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms








## Figure 8. EOC and DATA OUT Voltage Waveforms








NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS} \downarrow$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.






NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS} \downarrow$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

## Figure 10. Timing for 12-Clock Transfer Not Using CS With MSB First









NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS} \downarrow$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.








#### Figure 12. Timing for 8-Clock Transfer Not Using CS With MSB First







NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}\downarrow$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.




Figure 13. Timing for 16-Clock Transfer Using CS With MSB First

## Figure 14. Timing for 16-Clock Transfer Not Using CS With MSB First

NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}\downarrow$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

单击下面可查看定价,库存,交付和生命周期等信息

>>HGSEMI(华冠)