

Quad 2-Input Exclusive OR Gate

High-Performance Silicon-Gate CMOS

The 74HC86 is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Features

• Output Drive Capability: 10 LSTTL Loads

• Outputs Directly Interface to CMOS, NMOS, and TTL

• Operating Voltage Range: 2.0 to 6.0 V

• Low Input Current: 1.0 μA

• High Noise Immunity Characteristic of CMOS Devices


• In Compliance with JEDEC Standard No. 7A Requirements

• ESD Performance: HBM > 2000 V; Machine Model > 200 V


• Chip Complexity: 56 FETs or 14 Equivalent Gates

• These are Pb-Free Devices

PACKAGE REFERENCE



PIN ASSIGNMENT



FUNCTION TABLE

| Inputs | | Output |
|--------|---|--------|
| Α | В | Υ |
| L | L | L |
| L | Н | Н |
| Н | L | Н |
| Н | Н | L |

LOGIC DIAGRAM

A1
$$\frac{1}{2}$$
 $\frac{3}{10}$ $\frac{3}{10}$ $\frac{3}{10}$ $\frac{4}{10}$ $\frac{4}{10}$ $\frac{1}{10}$ $\frac{1}{10$



MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|--------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | - 0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | -0.5 to V_{CC} + 0.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | - 0.5 to V _{CC} + 0.5 | V |
| I _{in} | DC Input Current, per Pin | ±20 | mA |
| l _{out} | DC Output Current, per Pin | ±25 | mA |
| Icc | DC Supply Current, V _{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds (SOIC or TSSOP Package) | 260 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating — SOIC Package: – 7 mW/°C from 65° to 125°C

TSSOP Package: – 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Min | Max | Unit |
|------------------------------------|--|---|-------------|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | | 2.0 | 6.0 | ٧ |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Referenced to GND) | | 0 | V _{CC} | > |
| T_A | Operating Temperature, All Package Types | | - 55 | + 125 | °C |
| t _r , t _f | (Figure 1) V | / _{CC} = 2.0 V / _{CC} = 4.5 V / _{CC} = 6.0 V | 0 0 0 | 1000 500 400 | ns |

2



DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | | |
|-----------------|---|---|--------------------------|---------------------------|---------------------------|---------------------------|-------------|
| Symbol | Parameter | Test Conditions | V _{CC} (V) | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$ | 2.0 3.0 4.5 6.0 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | V |
| V _{OH} | Minimum High-Level Output Voltage | $\begin{split} &V_{in} = V_{IH} \text{ or } V_{IL} \\ & I_{out} \leq 20 \mu\text{A} \end{split}$ $&V_{in} = V_{IH} \text{ or } V_{IL} I_{out} \leq 2.4 \text{ mA} \end{split}$ | 2.0 4.5 6.0 3.0 | 1.9 4.4 5.9 2.48 | 1.9 4.4 5.9 2.34 | 1.9 4.4 5.9 2.20 | V |
| | | $\begin{aligned} I_{out} &\leq 1.0 \text{ mA} \\ I_{out} &\leq 4.0 \text{ mA} \\ I_{out} &\leq 5.2 \text{ mA} \end{aligned}$ | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | > |
| | | $\begin{split} V_{in} = V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4 \text{ mA} \\ & I_{out} \leq 4.0 \text{ mA} \\ & I_{out} \leq 5.2 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| I _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 6.0 | 2.0 | 20 | 40 | μΑ |

NOTE:Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t, = t_f = 6 ns)

| | | | Guaranteed Limit | | | |
|--------------------|---|------------------------|------------------|--------|---------|------|
| Symbol | Parameter | V _{CC} (V) | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| t _{PLH} , | Maximum Propagation Delay, Input A or B to Output Y | 2.0 | 100 | 125 | 150 | ns |
| t _{PHL} | (Figures 1 and 2) | 3.0 | 80 | 90 | 110 | |
| | | 4.5 | 20 | 25 | 31 | |
| | | 6.0 | 17 | 21 | 26 | |
| t _{TLH} , | Maximum Output Transition Time, Any Output | 2.0 | 75 | 95 | 110 | ns |
| t _{THL} | (Figures 1 and 2) | 3.0 | 30 | 40 | 55 | |
| | | 4.5 | 15 | 19 | 22 | |
| | | 6.0 | 13 | 16 | 19 | |
| C _{in} | Maximum Input Capacitance | _ | 10 | 10 | 10 | pF |

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).
- 2. Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|---|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Gate)* | 33 | pF |

^{*}Used to determine the no-load dynamic power consumption: P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}. For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).







Figure 1. Switching Waveforms



*Includes all probe and jig capacitance

Figure 2. Test Circuit




Figure 3. Expanded Logic Diagram (1/4 of Device)



Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.

单击下面可查看定价,库存,交付和生命周期等信息

>>HGSEMI (华冠)