


12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

Features

- 12-Bit-Resolution A/D Converter
- 10-µs Conversion Time Over Operating Temperature
- 11 Analog Input Channels
- 3 Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Linearity Error ...±1 LSB Max
- On-Chip System Clock
- End-of-Conversion Output
- Unipolar or Bipolar Output Operation (Signed Binary With Respect to 1/2 the Applied Voltage Reference)
- Programmable MSB or LSB First
- Programmable Power Down
- Programmable Output Data Length
- CMOS Technology
- Application Report Available



Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
TLC2543CN	DIP-20	TLC2543C	TUBE	18pcs/tube
TLC2543IN	DIP-20	TLC2543I	TUBE	18pcs/tube
TLC2543CM	SOP-20W	TLC2543C	TUBE	36pcs/tube
TLC2543IM	SOP-20W	TLC2543I	TUBE	36pcs/tube
TLC2543CM/TR	SOP-20W	TLC2543C	REEL	2000pcs/reel
TLC2543IM/TR	SOP-20W	TLC2543I	REEL	2000pcs/reel

Description

The TLC2543C and TLC2543I are 12-bit, switched- capacitor, successive-approximation, analog-to- digital converters. Each device has three control inputs [chip select (CS), the input-output clock (I/O CLOCK), and the address input (DATA INPUT)] and is designed for communication with the serial port of a host processor or peripheral through a serial 3-state output. The device allows high-speed data transfers from the host.


In addition to the high-speed converter and versatile control capability, the device has an on-chip 14-channel multiplexer that can select any one of 11 inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the device features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range.

The TLC2543C is characterized for operation from TA = 0 $^{\circ}$ C to 70 $^{\circ}$ C. The TLC2543I is characterized for operation from TA = -40 $^{\circ}$ C to 85 $^{\circ}$ C.




Pin Configuration





functional block diagram





Terminal Functions

TERMINAL NAME NO.		I/O	DESCRIPTION
AIN0 – AIN10	1–9, 11, 12	ı	Analog input. These 11 analog-signal inputs are internally multiplexed. The driving source impedance should be less than or equal to 50Ω for 4.1-MHz I/O CLOCK operation and be capable of slewing the analog inputvoltage into a capacitance of 60 pF.
CS	15	I	Chip select. A high-to-low transition on $\overline{\text{CS}}$ resets the internal counters and controls and enables DATA OUT, DATA INPUT, and I/O CLOCK. A low-to-high transition disables DATA INPUT and I/O CLOCK within a setuptime.
DATA INPUT	17	I	Serial-data input. A 4-bit serial address selects the desired analog input or test voltage to be converted next. The serial data is presented with the MSB first and is shifted in on the first four rising edges of I/O CLOCK. After the four address bits are read into the address register, I/O CLOCK clocks the remaining bits in order.
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. DATA OUT is in the high-impedance state when \overline{CS} is high and active when \overline{CS} is low. With a valid CS, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB/LSB† value of the previous conversion result. The next falling edge of I/O CLOCK drives DATA OUT to the logic level corresponding to the next MSB / LSB, and the remaining bits are shifted out in order.
EOC	19	0	End of conversion. EOC goes from a high to a low logic level after the falling edge of the last I/O CLOCK and remains low until the conversion is complete and the data is ready for transfer.
GND	10		Ground. GND is the ground return terminal for the internal circuitry. Unless otherwise noted, all voltagemeasurements are with respect to GND.
I/O CLOCK	18	ı	Input/output clock. I/O CLOCK receives the serial input and performs the following four functions: It clocks the eight input data bits into the input data register on the first eight rising edges of I/O CLOCKwith the multiplexer address available after the fourth rising edge. On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplexer input begins charging the capacitor array and continues to do so until the last falling edge of th I/OCLOCK. It shifts the 11 remaining bits of the previous conversion data out on DATA OUT. Data changes onthe falling edge of I/O CLOCK. It transfers control of the conversion to the internal state controller on the falling edge of the lastI/O CLOCK.
REF+	14	I	Positive reference voltage The upper reference voltage value (nominally V _{CC}) is applied to REF+. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF – terminal.
REF-	13	I	Negative reference voltage. The lower reference voltage value (nominally ground) is applied to REF –.
Vcc	20		Positive supply voltage

[†] MSB/LSB = Most significant bit /least significant bit



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Condition	Min	Max		
Supply voltage range, V _{CC} (see Note 1)	-0.5V	6.5 V		
Input voltage range, V _I (any input)			- 0.3 V	VCC + 0.3 V
Output voltage range, VO	- 0.3 V	VCC + 0.3 V		
Positive reference voltage, V _{ref+}	-	VCC + 0.1 V		
Negative reference voltage, V _{ref} _	-0.1V	-		
Peak input current, I _I (any input)			-20 mA	+20 mA
Peak total input current, I _I (all inputs)			-30 mA	+30 mA
On another transport to the second se	TLC2543C		0 ℃	70 ℃
Operating free-air temperature range,T _A :	TLC2543I		-40 °C	85 ℃
Storage temperature range, T _{Stg}	-65 °C	150 ℃		
Lead Temperature (Soldering, 10 seconds)	-	245 ℃		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum- rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminal with REF – and GND wired together (unless otherwise noted).

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Supply voltage, VCC			4.5	5	5.5	V	
Positive reference voltage, Vref+ (see No		VCC		V			
Negative reference voltage, V _{ref} (see No	ote 2)			0		V	
Differential reference voltage, Vref+ - Vre	ef_ (see N	ote 2)	2.5	VCC	VCC+0.1	V	
Analog input voltage (see Note 2)			0		VCC	V	
High-level control input voltage, VIH		VCC = 4.5 V to 5.5 V	2			V	
Low-level control input voltage, VIL	Low-level control input voltage, V _{IL} V _{CC} = 4.5 V to 5.5 V				8.0	V	
Clock frequency at I/O CLOCK	0		4.1	MHz			
Setup time, address bits at DATA INPUT b	100			ns			
Hold time, address bits after I/O CLOCK, th(A) (see Figure 4)						ns	
Hold time, CS low after last I/O CLOCK, t	h(CS) (se	e Figure 5)	0			ns	
Setup time, CS low before clocking in first	t address	bit, t _{SU(CS)} (see Note 3 and Figure 5)	1.425			μs	
Pulse duration, I/O CLOCK high, twH(I/O))		120			ns	
Pulse duration, I/O CLOCK low, t _{WL(I/O)}		120			ns		
Transition time, I/O CLOCK high to low, tt			1	μs			
Transition time, DATA INPUT and CS, tt(C			10	θs			
Operating free air temperature TA	TLC2543C				70	°C	
Operating free-air temperature, TA	TLC2543I		-40		85		

NO TES:Analog input voltages greater than that applied to REF+ convert as all ones (11111111111), while input voltages less than that applied to REF- convert as all zeros (00000000000).

To minimize errors caused by noise at the \overline{CS} input, the internal circuitry waits for a setup time after \overline{CS} before responding to control input signals. No attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.

This is the time required for the clock input signal to fall from VIHmin to VILmax or to rise from VILmax to VIHmin. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 µs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



electrical characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, f(I/O CLOCK) = 4.1 MHz (unless otherwise noted)

PARAMETER			TEGT CONDIT	TLC254	3C, TLC	25431	LINUT		
	PARAME	IEK	TEST CONDIT	MIN	TYP	MAX	UNIT		
VOH High-level output voltage		V _{CC} = 4.5 V,	$I_{OH} = -1.6$ mA	2.4			V		
			VCC = 4.5 V to 5.5 V,	IOH = -20 μA	VCC-0.1				
VOL	Low lovel or	itout valtaga	VCC = 4.5 V,	IOL = 1.6 mA			0.4	V	
VOL	Low-level ou	itput voitage	VCC = 4.5 V to 5.5 V,	IOL = 20 μA			0.1	V	
loz	High-impeda	ance off-state	VO = VCC,	CS at VCC		1	2.5		
.02	outputcurrent		V _O = 0,	CS at VCC		1	-2.5	μA	
lн	High-level in	put current	VI = ACC			1	2.5	μΑ	
IIL	Low-level in	out current	V _I = 0			1	-2.5	μΑ	
ICC	Operating su	upply current	CS at 0 V			1	2.5	mA	
I _{CC(PD)}	Power-down	current	For all digital inputs, $0 \le V_I \le 0.5 \text{ V or } V_I \ge V_{CO}$; – 0.5 V		4	25	μΑ	
			Selected channel at VCC,	Unselected channel at 0 V			1		
Selected channel leakagecurrent		Selected channel at 0 V, Unselected channel at VC	С			-1	μA		
Maximum static analog reference current into REF+			Vref + = VCC,	Vref – = GND		1	2.5	μΑ	
C.	Input	Analog inputs				30	60	"F	
Ci	capacitance	Control inputs				5	15	pF	

[†] All typical values are at VCC = 5 V, TA = 25°C.



operating characteristics over recommended operating free-air temperature range, VCC = Vref + = 4.5 V to 5.5 V, f(I/O CLOCK) = 4.1 MHz


	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
EL	Linearity error (see Note 5)	See Figure 2			±1	LSB
ED	Differential linearity error	See Figure 2			±1	LSB
EO	Offset error (see Note 6)	See Note 2 and Figure 2			±1.5	LSB
EG	Gain error (see Note 6)	See Note 2 and Figure 2			±1	LSB
ΕŢ	Total unadjusted error (see Note 7)				±1.75	LSB
		DATA INPUT = 1011		2048		
Self-test output	code (see Table 3 and Note 8)	DATA INPUT = 1100		0		
		DATA INPUT = 1101		4095		
t _{conv}	Conversion time	See Figures 9-14		8	10	μs
t _C	Total cycle time (access, sample, and conversion)	See Figures 9–14 and Note 9		10+total I/		μs
^t acq	Channel acquisition time (sample)	See Figures 9–14 and Note 9	4		12	I/O CLOCK periods
t _V	Valid time, DATA OUT remains valid after I/O CLOCK↓	See Figure 6	10			ns
^t d(I/O-DATA)	Delay time, I/O CLOCK↓to DATA OUT valid	See Figure 6			150	ns
^t d(I/O-EOC)	Delay time, last I/O CLOCK↓ to EOC↓	See Figure 7		1.5	2.2	μs
td(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MSB / LSB)	See Figure 8			100	ns
tpzh, tpzl	Enable time,	See Figure 3		0.7	1.3	μs
^t PHZ ^{, t} PLZ	Disable time, $\overline{\text{CS}}$ ↑ to DATA OUT (high impedance)	See Figure 3		70	150	ns
^t r(EOC)	Rise time, EOC	See Figure 8		15	50	ns
^t f(EOC)	Fall time, EOC	See Figure 7		15	50	ns
^t r(bus)	Rise time, data bus	See Figure 6		15	50	ns
^t f(bus)	Fall time, data bus	See Figure 6		15	50	ns
^t d(I/O-CS)	Delay time, last I/O CLOCK \downarrow to $\overline{\text{CS}}\!\downarrow$ to abort conversion (see Note 10)				5	μs

† All typical values are at TA = 25° C.

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (11111111111), while input voltages less than that applied to REF - convert as all zeros (00000000000).

- 1. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
- 2. Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the nominal midstep value at the offset point.
- 3. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
- 4. Both the input address and the output codes are expressed in positive logic.
- 5. I/O CLOCK period = 1 /(I/O CLOCK frequency) (see Figure 7).
- 6. Any transitions of \overline{CS} are recognized as valid only when the level is maintained for a setup time. \overline{CS} must be taken low at $\leq 5\mu s$ of the tenth I/O CLOCK falling edge to ensure a conversion is aborted. Between $5\mu s$ and $10\mu s$, the result is uncertain as to whether the conversion is aborted or the conversion results are valid.





LOCATION	DESCRIPTION	PART NUMBER
U1	OP27	_
C1	10-μF 35-V tantalum capacitor	_
C2	0.1-μF ceramic NPO SMD capacitor	AVX 12105C104KA105 or equivalent
C3	470-pF porcelain Hi-Q SMD capacitor	Johanson 201S420471JG4L or equivalent

Figure 1. Analog Input Buffer to Analog Inputs AIN0 – AIN10




Figure 2. Load Circuits




Figure 3. DATA OUT to Hi-Z Voltage Waveforms





Figure 4. DATA INPUT and I/O CLOCK Voltage Waveforms





NOTE A: To ensure full conversion accuracy, it is recommended that no input signal change occurs while a conversion is ongoing.

Figure 5. CS and I/O CLOCK Voltage Waveforms




Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms




Figure 7. I/O CLOCK and EOC Voltage Waveforms





Figure 8. EOC and DATA OUT Voltage Waveforms





NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after \overline{CS} ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.





Figure 9. Timing for 12-Clock Transfer Using CS With MSB First

NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after \overline{CS} ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.

Figure 10. Timing for 12-Clock Transfer Not Using CS With MSB First





NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after $\overline{CS} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.


CS (see Note A) VO CLOCK A7 A5 **A1** A0 Low Level **DATA OUT** MSB LSB DATA INPUT **B7 B**5 **B4** ВЗ B2 В1 B0 MSB LSB EOC Shift in New Multiplexer Address, tconv Simultaneously Shift Out Previous A/D Conversion Conversion Value Interval Initialize Initialize

Figure 11. Timing for 8-Clock Transfer Using CS With MSB First

NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after \overline{CS} ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.

Figure 12. Timing for 8-Clock Transfer Not Using CS With MSB First






NOTE A: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after $\overline{CS} \downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.

Figure 13. Timing for 16-Clock Transfer Using CS With MSB First

CS 55 55 I/O




NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.


Figure 14. Timing for 16-Clock Transfer Not Using CS With MSB First



Physical Dimensions


SOP-20W







Dimensions In Millimeters(SOP-20W)									
Symbol:	Α	A1	В	С	C1	D	Q	а	b
Min:	2.10	0.05	12.50	10.21	7.40	0.45	0°	0.35	1.27 BSC
Max:	2.50	0.25	13.00	10.61	7.60	1.25	8°	0.45	1.27 630

DIP-20







Dimensions In Millimeters(DIP-20)										
Symbol:	Α	В	D	D1	Е	L	L1	а	С	d
Min:	6.10	24.95	8.10	7.42	3.10	0.50	3.00	1.50	0.40	2.54.000
Max:	6.68	26.55	10.9	7.82	3.55	0.70	3.60	1.55	0.50	2.54 BSC



Revision History

DATE	REVISION	PAGE
2019-8-6	New	1-14
2023-8-26	Update encapsulation type Update Lead Temperature Updated DIP-20 dimension	1、4、 12
2024-2-2	Update packages model SOP-20W	1



IMPORTANT STATEMENT:

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: Select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Huaguan Semiconductor, and the user shall not claim any compensation liability against Huaguan Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.

单击下面可查看定价,库存,交付和生命周期等信息

>>HGSEMI (华冠)