

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

About this document

Scope and purpose

The EVAL_AUDAMP24 GaN e-mode High Electron Mobility Transistor (HEMT) evaluation board is a two-channel, 225 W/ch (4 Ω at ±43 V) or 250 W/ch (8 Ω at ±63 V) half-bridge class D audio power amplifier for Hi-Fi audio systems. This evaluation board demonstrates how to use the CoolGaN™ gallium nitride transistor, IRS20957S controller IC, implement protection circuits, and design an optimum PCB layout using the IGT40R070D1 E8220, CoolGaN™ gallium nitride transistor. The reference design provides all the required housekeeping power supplies for ease of use. The two-channel design is scalable for power and the number of channels.

Applications

- Hi-Fi amplifiers
- AV receivers
- Home theater systems
- Powered speakers
- Musical instrument amplifiers

Features

- Output power:
	- − 225 W x 2 channels (1 percent THD+N, 4 Ω at ±43 V)
	- − 250 W x 2 channels (1 percent THD+N, 8 Ω at ±63 V)
- Multiple protection features:
	- − Over-Current Protection (OCP), high-side and low-side CoolGaN™ transistors
	- − Over-Voltage Protection (OVP)
	- − Under-Voltage Protection (UVP), high-side and low-side CoolGaN™ transistors
	- − Over-Temperature Protection (OTP)
- PWM modulator:
	- − Self-oscillating half-bridge topology with optional clock synchronization

Table of contents

Table of contents

Specifications

1 Specifications

Table 1 General test conditions

Table 2 Electrical data

Table 3 Audio performance

EVAL_AUDAMP24 overview

2 EVAL_AUDAMP24 overview

The EVAL_AUDAMP24 features a two-channels self-oscillating type PWM modulator for the lowest component count, highest performance and robust design. This topology represents an analog version of a second-order sigma-delta modulation, having a class D switching stage inside the loop. The benefit of the sigma-delta modulation, in comparison to the carrier-signal based modulation, is that all the error in the audible frequency range is shifted to the inaudible upper-frequency range by nature of its operation. Also, sigma-delta modulation enables the designer to apply sufficient error correction.

Figure 1 EVAL_AUDAMP24

The EVAL_AUDAMP24 self-oscillating topology consists of the following essential functional blocks:

- Front-end integrator
- PWM comparator
- Level shifters
- Gate drivers and CoolGaN™ HEMTs
- Output LPF

EVAL_AUDAMP24 overview

Setup guide

3 Setup guide

3.1 Typical connections

Connector description

4 Connector description

Table 4 Connector description

Audio analyzer setup

5 Audio analyzer setup

Figure 4 Audio analyzer connection

6 Operating the evaluation board

6.1 Test setup

- 1. Connect 4 or 8 Ω 250 W dummy loads to output connectors (J1 and J5 as shown in **[Figure](#page-5-2) 3**) and parallel it with input of the Audio Precision (AP) analyzer.
- 2. Connect the Audio Signal Generator (ASG) to J7 and J9 for CH1 and CH2 respectively (AP).
- 3. Set up the dual power supply with voltages of ±43 V or ±63 V; set current limit to 8 A.
- 4. Turn-off the dual power supply before connecting to "on" of the Unit Under Test (UUT).
- 5. Set switch S1 to the middle position (self-oscillating).
- 6. Set volume level knob R130 fully counter-clockwise (minimum volume).
- 7. Connect the dual power supply to J3, as shown on **[Figure 3](#page-5-2)** or **[Figure 4](#page-7-1)**.

6.2 Power-up sequence

- 8. Turn-on the dual power supply. The ±B supplies must be applied and removed at the same time.
- 9. Red LED (protection) should turn-on almost immediately and turn-off after about 3 s.
- 10. Green LED (normal) then turns on after the red LED is extinguished and should stay on.
- 11. Quiescent current for the positive supply should be 67 mA \pm 10 mA at \pm 43 V, 84 mA \pm 10 mA at \pm 63 V.
- 12. Quiescent current for the negative supply should be 62 mA \pm 10 mA at \pm 43 V, 74 mA \pm 10 mA at \pm 63 V.
- 13. Push S3 switch (trip and reset push-button) to restart the sequence of LED indicators, which should be the same as noted above in steps 9 to 10.

6.3 Audio functionality tests

- 1. With AP no filter (more than 500 kHz), monitor the channel's switching frequency on the AP's analog analyzer.
- 2. Set S1 to "self" (self-oscillating) position.
- 3. Adjust R49 and R74 on the board to change the self-oscillating frequency to 500 kHz ±15 kHz.
- 4. Set the AP's analog analyzer to 20 kHz AES17 filter.
- 5. Connect the audio signal from the AP to J7 and J9.
- 6. Apply 1 V_{RMS} at 1 kHz sinusoidal signal from the ASG.
- 7. Turn control volume up (R130 clockwise) to obtain an output reading of 225 W (4 Ω load) or 250 W (8 Ω load).
- 8. Sweep the audio signal voltage from 15 mV_{RMS} to 1.5 V_{RMS}.
- 9. Run the AP test as shown in Figures 5 to 13, below.

6.4 External clock function

- 1. With AP no filter (more than 500 kHz), monitor the channel's switching frequency on the AP's analog analyzer.
- 2. Set S1 to "self" (self-oscillating) position.
- 3. Adjust R49 and R74 on the board to change self-oscillating frequency to 20 to 30 percent higher than the desired external clock.
- 4. Set S1 to "Ext" (external clock) position in order to enable the onboard clock oscillator.
- 5. Connect the external clock signal generator output to J6.
- 6. Set the AP's analog analyzer to 20 kHz AES17 filter
- 7. Connect the audio signal from the AP to J7 and J9.
- 8. Sweep the audio signal voltage from 15 mV_{RMS} to 1.5 V_{RMS.}

User Manual 9 of 53 V 1.0

Operating the evaluation board

6.5 Power-down sequence

- 14. Turn-off \pm power supply at the same time.
- 15. All LEDs turn-off when housekeeping power supplies are off.

Audio performance

7 Audio performance

7.1 Power vs. THD+N

Test conditions:

 $V_{bus} = \pm 43 V$

Input signal = 1 kHz

Load impedance = 4Ω

Audio performance

Test conditions:

 $V_{bus} = \pm 63 V$

Input signal = 1 kHz

Load impedance = 8Ω

 $F_{PWM} = 500 kHz$

7.2 Frequency response

Test conditions:

 $V_{bus} = \pm 43 V$

Output power = 1 W

Load impedance = 4Ω

Audio performance

Test conditions:

 $V_{bus} = \pm 63 V$

Output power = 1 W

Load impedance = 8Ω

Audio performance

7.3 Noise floor

Test conditions:

 $V_{bus} = \pm 43 V$

No input signal

Load impedance = 4Ω

 $F_{PWM} = 500 kHz$

Test conditions:

 $V_{bus} = \pm 63 V$

No input signal

Load impedance = 8Ω

Audio performance

7.4 Noise floor with 1 VRMS output

Test conditions:

 $V_{bus} = \pm 43 V$

Output = $1 V_{RMS}$ at 1 kHz

Load impedance = 4Ω

Figure 11 Noise floor with 1 VRMS output 4 Ω load

Audio performance

Test conditions:

 $V_{bus} = \pm 63 V$

Output = $1 V_{RMS}$ at 1 kHz

Load impedance = 8Ω

Figure 12 Noise floor with 1 VRMS output 8 Ω load

Functional descriptions

8 Functional descriptions

8.1 Class D operation

Referring to CH1 as an example, the op-amp U6 forms a front-end second-order integrator with C38, C42 and R50 + R49P. This integrator receives a rectangular feedback waveform from the class D switching stage and outputs a quadratic oscillatory waveform as a carrier signal. To create the modulated PWM signal, the input signal shifts the average value of this quadratic waveform (through gain relationship between R40, R154 and R38 + R39) so that the duty varies according to the instantaneous value of the analog input signal. The IRS20957SPBF input comparator processes the signal to create the required PWM signal. This PWM signal is internally level-shifted down to the negative supply rail where this signal is split into two signals, with opposite polarity and added dead-time, for high-side and low-side CoolGaN™ HEMT gate signals, respectively. The IRS20957SPBF drives two IGT40R070D1 E8220 CoolGaNTM HEMTs in the power stage to provide the amplified PWM waveform. The amplified analog output is re-created by demodulating the amplified PWM. This is done by means of the LC Low-Pass Filter (LPF) formed by L4 and C34, which filters out the class D switching carrier signal.

8.2 CoolGaN™ gallium nitride HEMT

A gallium nitride (GaN) transistor is one of the HEMTs that enables superior performance, far exceeding the silicon MOSFET with its very low on-resistance, very high speed and clean switching capabilities.

Figure 13 Internal structure of Infineon's CoolGaN™

The basic structure of a GaN FET is similar to a silicon MOSFET, with gate, source and drain terminals. The heart of the GaN switch is a lateral two-dimensional electron gas (2DEG) layer formed in the GaN layer. The 2DEG is a pool of free electrons formed by the hetero junction between Al-GaN and GaN, making a short-circuit between the source and drain in very low resistance. Adding a p-GaN gate on top of the Al-GaN layer makes the adjacent 2DEG depleted so the drain and source are not conducting with no gate bias applied (V_{GS} = 0 V). This enhancement mode gate works similarly to conventional silicon MOSFETs. When a positive bias voltage is applied to the gate, the depletion disappears and the 2DEG forms a low-resistance conducting channel.

User Manual 2012 2013 2014 2014 2015 2016 2017 2018 2019 2014 2017 2018 2019 2017 2018 2019 2017 2018 2019 201 The reverse conduction mode from source to drain is very necessary in a class D amplifier during blanking time so that the switching output voltage is kept within the power supply rails. The GaN switch is a bi-directional device in nature, so it realizes reverse current as one of the on-states. When the drain voltage becomes lower than the source, the drain starts acting as a source and turns on the device, allowing reverse current to flow. A silicon MOSFET is a uni-directional switch accompanied by an intrinsic PN junction body diode that provides a reverse current from source to drain when the device is off.

Functional descriptions

The absence of a body diode in the GaN FET is a notable feature because it eliminates the major source of switching noise previously caused by the PN junction body diode, and therefore the GaN FET realizes much cleaner switching even at high-voltage, high-current, high-speed switching operations.

A class D amplifier demands lower $R_{DS(ON)}$ and faster and cleaner switching transitions for higher power ratings that are transitional performance trade-offs in Si MOSFETs. Therefore, a class D amplifier can greatly benefit from a GaN-based FET.

[Figure 14](#page-17-0) is the class D switching stage using a GaN FET, Infineon IGT40R070D1 E8220. Using a GaN FET takes a different gate-drive scheme. A silicon MOSFET receives 0 V or 10 V gate voltage with respect to the source to turn the switch off and on. The gate injection type GaN transistor, such as Infineon's CoolGaN™, is controlled in a similar fashion but with different gate-drive voltage and some sustaining DC gate current. In this design example, an interfacing circuit (R25, R26, R29, C12 and D6 in the low-side gate drive and identical for the highside) is inserted in the gate of the GaN FET. The output from the interface circuit swings between -1 V and +3 V instead of 0 V and 10 V from the IRS20957SPBF class D controller IC.

One unique requirement of the CoolGaN™ gate drive besides lower threshold voltage is that it requires a small amount of DC gate current to sustain the on-state. The R25 in the schematic provides the DC bias current path. R26 and C12 induce charge and discharge current to turn the device on and off. The diode between gate and source, D6, limits negative gate voltage at -1 V so the body diode equivalent action maintains drop voltage from source to drain. With this gate interface circuit, a gate-driver IC originally designed for a MOSFET can work with a GaN transistor, including V_{DS} based short-circuit protection.

Figure 14 CoolGaN™ gate-drive interface circuit

Functional descriptions

8.3 Power supply

The EVAL_AUDAMP24 has all the necessary housekeeping power supplies onboard, and only requires a pair of symmetrical power supplies ranging from ±38 V to ±82 V (+B, GND, -B) for operation. The internally generated housekeeping power supplies include a ±5 V supply for analog signal processing (preamp, etc.), while a +12 V supply (V_{cc}), referenced to -B, is included to supply the class D gate-driver stage.

For the externally applied power, a regulated power supply is preferable for performance measurements, but not always necessary. The bus capacitors, C45 ~ C48 on the motherboard, along with high-frequency bypasscapacitors C19 ~ C26 on the daughter board, address the high-frequency ripple current that results from switching action. In designs involving unregulated power supplies, the designer should place a set of bus capacitors, with enough capacitance to handle the audio-ripple current, externally. Overall regulation and output voltage ripple for the power supply design are not critical when using the EVAL_AUDAMP24 class D amplifier as the Power Supply Rejection Ratio (PSRR) of the EVAL_AUDAMP24 is excellent (**[Figure](#page-18-2) 15**).

Figure 15 AMP24 PSRR

8.4 Bus pumping

Since the EVAL_AUDAMP24 is a half-bridge configuration, bus pumping does occur. Under normal operation during the first half of the cycle, energy flows from one supply through the load and into the other supply, thus causing a voltage imbalance by pumping up the bus voltage of the receiving power supply. In the second half of the cycle, this condition is reversed, resulting in bus pumping of the other supply.

The following conditions worsen bus pumping:

- Lower frequencies (bus-pumping duration is longer per half cycle)
- Higher power output current (more energy transfers between supplies)
- Smaller bus capacitors (the same energy will cause a larger voltage increase)

The EVAL_AUDAMP24 has protection features that will shut down the switching operation if the bus voltage becomes too high (more than 82 V) or too low (less than 36 V). One of the easiest countermeasures is to drive both of the channels out of phase so that one channel consumes the energy flow from the other and does not return it to the power supply. Bus voltage detection is only done on the –B supply as the effect of the bus pumping on the supplies is assumed to be symmetrical in amplitude (although opposite in phase).

User Manual 2008 2011 2022 2023 2024 2022 2022 2023 2024 2022 2023 2024 2022 2023 2024 2022 2023 2022 2023 202

Functional descriptions

8.5 Housekeeping power supply

The internally generated housekeeping power supplies include ±5 V for analog signal processing, and +12 V supply (V_{cc}) referred to the negative supply rail -B for the CoolGaN[™] gate drive. The gate-driver section of the IRS20957SPBF uses V_{cc} to drive gates of the CoolGaN™ s. V_{cc} is referenced to -B (negative power supply). D6, R4 and C15 form a bootstrap floating supply for the HO gate driver.

8.6 Input

A proper input signal is an analog signal ranging from 20 Hz to 20 kHz with up to 3 V_{RMS} amplitude with a source impedance of no more than 600 Ω. Input signal with frequencies from 30 kHz to 60 kHz may cause LC resonance in the output LPF, causing a large reactive current flowing through the switching stage, and the LC resonance can activate OCP.

The EVAL_AUDAMP24 has an RC network called a Zobel network (R45 and C36) to damp the resonance and prevent peaking frequency response with light loading impedance. (**[Figure](#page-19-5) 16**), but is not thermally rated to handle continuous supersonic frequencies. These supersonic input frequencies should therefore be avoided. Separate mono RCA connectors provide input to each of the two channels. Although both channels share a common ground, it is necessary to connect each channel separately to limit noise and cross-talk between channels.

Figure 16 Output LPF and Zobel network

8.7 Output

Both outputs for the EVAL_AUDAMP24 are single-ended and therefore have terminals labeled (+) and (-) with the (-) terminal connected to power ground. Each channel is optimized for 4 Ω speaker load for a maximum output power of 225 W or 8 Ω speaker load for a maximum output power of 250 W.

8.8 Load impedance

Each channel is optimized for a 4 to 8 Ω speaker load in half-bridge.

8.9 Gain setting/volume control

The EVAL_AUDAMP24 has an internal volume control (potentiometer R130, labeled "VOLUME") for gain adjustment. Gain settings for both channels are tracked and controlled by the volume control IC (U_2) setting the gain from the microcontroller IC ($U_{-}3$). The total gain is a product of the power-stage gain, which is constant (+33 dB), and the input-stage gain that is directly controlled by the volume adjustment. The volume range is about 100 dB with minimum volume setting to mute the system with an overall gain of less than -60 dB.

Functional descriptions

For best performance in testing, the internal volume control should be set to 1 V_{RMS} input, which will result in rated output power (250 W into 8 Ω).

8.10 Efficiency

Figures 17 and 18 show efficiency characteristics of the EVAL_AUDAMP24. The high efficiency is achieved by the following factors:

- Low conduction loss due to the CoolGaN™ offering low R_{DS(ON)}
- Low switching loss due to the CoolGaN™ offering low input capacitance for fast rise and fall times
- Secure dead-time provided by the IRS20957SPBF, avoiding cross-conduction

Figure 17 EVAL_AUDAMP24 4 Ω load stereo, ±B supply = ±43 V

Figure 18 EVAL _AUDAMP24 8 Ω load stereo, ±B supply = ±63 V

Functional descriptions

8.11 Output filter design and preamplifier

The audio performance of the EVAL_AUDAMP24 depends on a number of different factors. The section entitled "Typical Performance" presents performance measurements based on the overall system, including the preamp and output filter. While the preamp and output filter are not part of the class D power stage, they have a significant effect on the overall performance.

8.11.1 Output filter

The amplified PWM output is reconstructed back to an analog signal by the output LC LPF. Demodulation LC LPF, formed by L4 and C34, filters out the class D switching carrier signal, leaving the audio output at the speaker load. A single-stage output filter can be used with switching frequencies of 400 kHz and greater; a design with a lower switching frequency may require an additional stage of LPF.

Since the output filter is not included in the control loop of the EVAL_AUDAMP24, the reference design cannot compensate for performance deterioration due to the output filter. Therefore, it is important to understand what characteristics are preferable when designing the output filter:

- The DC resistance of the inductor should be minimal and within 20 m Ω or less
- The linearity of the output inductor and capacitor should be high with respect to load current and voltage

8.11.2 Preamplifier

The preamp allows partial gain of the input signal, and in the EVAL_AUDAMP24 it controls the volume. The preamp itself will add distortion and noise to the input signal, resulting in a gain through the class D output stage and appearing at the output. Even a few microvolts of noise can add significantly to the output noise of the overall amplifier. In fact, the output noise from the preamp contributes more than half of the overall noise to the system.

It is possible to evaluate the performance without the preamp and volume control, by moving resistors R154 and R155 to R157 and R156, respectively. This effectively bypasses the preamp and connects the RCA inputs directly to the class D power stage input. Improving the selection of the preamp and/or output filter will improve the overall system performance to approach that of the standalone class D power stage.

8.12 Self-oscillating PWM modulator

The EVAL_AUDAMP24 class D audio power amplifier features a self-oscillating type PWM modulator for the lowest component count and robust design. This topology represents an analog version of a second-order sigma-delta modulation, having a class D switching stage inside the loop. The benefit of the sigma-delta modulation, in comparison to the carrier-signal based modulation, is that all the error in the audible frequency range is shifted to the inaudible upper-frequency range by nature of its operation. Also, sigma-delta modulation allows a designer to apply a sufficient amount of correction.

The self-oscillating frequency is determined by the total delay time inside the control loop of the system. The delay of the logic circuits, the IRS20957SPBF gate-driver propagation delay, the IGT40R070D1 E8220 switching speed, the time-constant of the front-end integrator (e.g., R50 + R49, C38 and C42 for CH1) and variations in the supply voltages are critical factors of the self-oscillating frequency. Under normal conditions, the switching frequency is around 500 kHz with no audio input signal.

8.13 Adjustments of self-oscillating frequency

The PWM switching frequency in this type of self-oscillating switching scheme greatly impacts the audio performance, both in absolute frequency and frequency relative to the other channels. In absolute terms, at higher frequencies, distortion due to switching time becomes significant, while at lower frequencies, the

Functional descriptions

bandwidth of the amplifier suffers. In relative terms, interference between channels is most significant if the relative frequency difference is within the audible range. Normally when adjusting the self-oscillating frequency of the different channels, it is best to either match the frequencies accurately, or have them separated by at least 25 kHz.

Note: Adjustments must be made in an idling condition with no signal input.

8.14 Switches and indicators

There are two different indicators on the reference design:

- A red LED, signifying a fault/shutdown condition when lit
- A green LED on the motherboard, signifying conditions are normal and no fault condition is present

There are three switches on the reference design:

- Switch S1 is an oscillator selector. This three-position switch is selectable for internal self-oscillator (middle position – "SELF"), or either internal ("INT") or external ("EXT") clock synchronization.
- Switch S2 is an internal clock-sync phase difference selector. This feature allows the designer to modify the clock-sync phase separation in order to avoid synchronized switching noise interference. With S2 set to "off", the sync-clock phase difference value is 180 degrees. With S2 set to "INT", the clock-sync phase is set by potentiometer R100. With S2 set to "STG", one channel's clock is quadrature-lagging.
- Switch S3 is a trip and reset push-button. Pushing this button has the same effect as a fault condition. The circuit will restart about 3 s after the shutdown button is released.

8.15 Start-up and shutdown

One of the most important aspects of any audio amplifier is the start-up and shutdown procedure. Typically, transients occurring during these intervals can result in audible pop- or click-noise on the output speaker. Traditionally, these transients have been kept away from the speaker through the use of a series relay that connects the speaker to the audio amplifier only after the start-up transients have passed and disconnects the speaker prior to shutting down the amplifier. It is interesting to note that the audible noise of the relay opening and closing is not considered "click noise", although in some cases, it can be louder than the click noise of nonrelay-based solutions.

The EVAL_AUDAMP24 does not use any series relay to disconnect the speaker from the audible transient noise, but rather a shunt-based click-noise reduction circuit that yields audible noise levels that are far less that those generated by the relays they replace. This results in a more reliable, superior performance system.

For the start-up and shutdown procedures, the activation (and deactivation) of the click-noise reduction circuit, the class D power stage and the audio input (mute) controls have to be sequenced correctly to achieve the required click-noise reduction. The overall start-up sequencing, shutdown sequencing and shunt circuit operation are described below.

Functional descriptions

8.16 Click and pop noise reduction

To reduce the turn-on and turn-off click noise, a low-impedance shunting circuit is used to minimize the voltage across the speaker during transients. For this purpose, the shunting circuit must include the following characteristics:

- An impedance significantly lower than that of the speaker being shunted. In this case, the shunt impedance is ~100 mΩ, compared to the normal 8 Ω speaker impedance.
- When deactivated, the shunting circuit must be able to block voltage in both directions due to the bidirectional nature of the audio output.
- The shunt circuit requires some form of OCP. If one of the class D output CoolGaN™ HEMTs fails, or is conducting when the speaker mute (SP MUTE) is activated, the shunting circuit will effectively try to short one of the two supplies $(\pm B)$.

The implemented click-noise reduction circuit is shown in **[Figure](#page-23-2) 19**. Before start-up or shutdown of the class D power stage, the click-noise reduction circuit is activated through the SP MUTE control signal. With the SP MUTE signal high, the speaker output is shorted through the back-to-back CoolGaN™ HEMTs (U5 for Channel 1) with an equivalent on-resistance of about 100 mΩ. The two transistors (U7 for Channel 1) are for the OCP circuit.

Figure 19 Class D output stage with click-noise reduction circuit

8.17 Start-up and shutdown sequencing

The EVAL_AUDAMP24 sequencing is achieved through the charging and discharging of the CStart capacitor C66. This, coupled to the charging and discharging of the voltage of CSD (C11 on daughter board for CH1) of the IRS20957SPBF, is all that is required for complete sequencing. The conceptual start-up and shutdown timing diagrams are show in **[Figure](#page-24-0) 20**.

Functional descriptions

Figure 20 Conceptual start-up sequencing of power supplies and audio section timing

For start-up sequencing, ±B supplies start up at different intervals. As ±B supplies reach +5 V and -5 V respectively, the analog supplies (\pm 5 V) start charging and, once +B reaches ~16 V, V_{cc} charges. Once -B reaches -20 V, the UVP is released and CSD and CStart start charging. Once ±5 V is established, the click-noise reduction circuit is activated through the SP MUTE control signal. As CSD reaches two-thirds V_{DD} , the Class D stage starts oscillating. Once the start-up transient has passed, SP MUTE is released (CStart reaches Ref1). The class D amplifier is now operational, but the preamp output remains muted until CStart reaches Ref2. At this point, normal operation begins. The entire process takes less than 3 s.

Functional descriptions

Shutdown sequencing is initiated once UVP is activated. As long as the supplies do not discharge too quickly, the shutdown sequence can be completed before the IRS20957SPBF trips UVP. Once UVP is activated, CSD and CStart are discharged at different rates. In this case, threshold Ref2 is reached first and the preamp audio output is muted. Once CStart reaches threshold Ref1, the click-noise reduction circuit is activated (SP MUTE). It is then possible to shut down the class D stage (CSD reaches two-thirds V_{DD}). This process takes less than 200 ms.

For any external fault condition (OTP, OVP, UVP or DCP – see "Protection") that does not lead to power supply shutdown, the system will trip in a similar manner as described above. Once the fault is cleared, the system will reset (similar sequence as start-up).

Figure 22 Conceptual click-noise reduction sequencing at trip and reset

8.18 Selectable dead-time

The IRS20957SPBF determines its dead-time based on the voltage applied to the DT pin. An internal comparator translates which pre-determined dead-time is being used by comparing the DT voltage with internal reference voltages. A resistive voltage divider from V_{cc} sets threshold voltages for each setting, negating the need for a precise absolute voltage to set the mode. The threshold voltages between dead-time settings are set internally, based on different ratios of V_{cc} as indicated in the diagram below. In order to avoid drift from the input bias current of the DT pin, a bias current of greater than 0.5 mA is suggested for the external resistor-divider circuit. Suggested values of resistance that are used to set a dead-time are given below. Resistors with up to 5 percent tolerance can be used.

Table 6 Recommended resistor values for dead-time selection

Functional descriptions

Figure 23 Dead-time setting vs. V_{DT} voltage

8.19 Protection system overview

The IRS20957SPBF integrates OCP inside the IC. The rest of the protections, such as OVP, UVP and OTP, are detected externally to the IRS20957SPBF.

Figure 24 Functional block diagram of protection circuit implementation

The external shutdown circuit will disable the output by pulling down CSD pins. If the fault condition persists, the protection circuit stays in shutdown until the fault is removed.

8.19.1 Over-Current Protection (OCP)

The OCP internal to the IRS20957SPBF shuts down the IC if an OCP is sensed in either of the output CoolGaN™ HEMTs. For a complete description of the OCP circuitry, please refer to the IRS20957SPBF datasheet. Following is a brief description:

8.19.1.1 Low-side current sensing

The low-side current sensing feature protects the low-side CoolGaN™ from an over-load condition from negative load current by measuring drain-to-source voltage across $R_{DS(ON)}$ during its on-state. OCP shuts down the switching operation if the drain-to-source voltage exceeds a preset trip level.

Functional descriptions

The voltage setting on the OCSET pin programs the threshold for low-side over-current sensing. When the VS voltage becomes higher than the OCSET voltage during low-side conduction, the IRS20957SPBF turns the outputs off and pulls CSD down to –VSS.

Figure 25 Simplified functional block diagram of low-side current sensing

8.19.1.2 High-side current sensing

The high-side current sensing protects the high-side CoolGaNTM from an overload condition from positive load current by measuring drain-to-source voltage across R_{DS(ON)} during its on-state. OCP shuts down the switching operation if the drain-to-source voltage exceeds a preset trip level.

High-side over-current sensing monitors drain-to-source voltage of the high-side CoolGaNTM during the on-state through the CSH and VS pins. The CSH pin detects the drain voltage with reference to the VS pin, which is the source of the high-side CoolGaN™. In contrast to the low-side current sensing, the threshold of the CSH pin to trigger OC protection is internally fixed at 1.2 V. An external resistive divider, R16A/B, R17A/B and R18A/B, is used to program a threshold. An external reverse blocking diode D4A/B is required to block high voltage feeding into the CSH pin during low-side conduction. By subtracting a forward voltage drop of 0.6 V at D4A/B, the minimum threshold that can be set for the high-side is 0.6 V across the drain-to-source.

Functional descriptions

Figure 26 Simplified functional block diagram of high-side current sensing

8.19.2 Over-Voltage Protection (OVP)

OVP is provided externally to the IRS20957SPBF. OVP shuts down the amplifier if the bus voltage between GND and -B exceeds 82 V. The threshold is determined by a Zener diode Z9. OVP protects the board from harmful excessive supply voltages, such as due to bus pumping at very low-frequency continuous output in stereo mode.

8.19.3 Under-Voltage Protection (UVP)

UVP is provided externally to the IRS20957SPBF. UVP prevents unwanted audible noise output from unstable PWM operation during power-up and -down. UVP shuts down the amplifier if the bus voltage between GND and -B falls below a voltage set by Zener diode Z8.

8.19.4 Speaker DC-voltage Protection (DCP)

DCP protects speakers against DC output current feeding to the voice coil. DC offset detection detects abnormal DC offset and shuts down PWM. If this abnormal condition is caused by an CoolGaN™ HEMT's failure because one of the high-side or low-side CoolGaN™ HEMTs short-circuited and remained in the on-state, the power supply needs to be cut off in order to protect the speakers. Output DC offset greater than ±2.1 V triggers DCP.

Functional descriptions

8.19.5 Offset null (DC offset) adjustment

The EVAL_AUDAMP24 is designed such that no output-offset nullification is required. DC offsets are tested to be less than ±5 mV.

8.19.6 Over-Temperature Protection (OTP)

A separate PTC resistor is placed in close proximity to the high-side IGT40R070D1 E8220 CoolGaNTM for each of the amplifier channels. If the resistor temperature rises above 90°C, OTP is activated. The OTP protection will only shut down the relevant channel by pulling the CSD pin low and will recover once the temperature at the PTC has dropped sufficiently. This temperature protection limit yields a PCB temperature at the CoolGaN™ of about 100°C. This setting is limited by the PCB material and not by the operating range of the CoolGaN™.

8.20 Thermal information

8.20.1 Peak power duration thermal information

Test conditions:

Input signal = 1 kHz

Both channel driven

 $F_{PWM} = 500$ kHz

Figure 27 Peak power P_{out} = 225 **W** with 4 Ω load \pm 43 **V**

Note: Maximum temperature 99.0°C at 1 minute.

Functional descriptions

Figure 28 Peak power P_{out} = 250 W with 8Ω load ±63 V

Note: Maximum temperature 72.5°C at 1 minute.

Note: Maximum temperature 81.1°C at 30 minutes, room temperature = 25°C.

Functional descriptions

Figure 30 1/8 power = 31.25 W with 8 Ω load ± 63 V

Note: Maximum temperature 85.5°C at 30 minutes, room temperature = 25°C.

Functional descriptions

8.20.2 Thermal Interface Materials (TIMs)

Recommend TIMs for heatsink attachment.

Figure 31 TIM recommendations

Schematic

9 Schematic

Figure 32 Motherboard schematic 1

Figure 33 Motherboard schematic 2

Figure 35 Motherboard schematic 4

Figure 36 Daughter board schematic

10 PCB

10.1 PCB specification

- 1. Two-layer SMT PCB with through-holes
- 2. 1/16 thickness
- 3. 2/0 oz. Cu
- 4. FR4 material
- 5. 20 mil lines and spaces
- 6. Solder mask to be green enamel EMP110 DBG (CARAPACE) or Enthone endplate DSR-3241 or equivalent
- 7. Silk screen to be white epoxy non-conductive per IPC–RB 276 standard
- 8. All exposed copper must be finished with tin-lead Sn 60 or 63 for 100 μ inches thick
- 9. Tolerance of PCB size shall be 0.010 to 0.000 inches
- 10. Tolerance of all holes is/- 0.003 inches
- 11. PCB acceptance criteria as defined for class II PCB standards

10.2 PCB layout

Figure 37 Motherboard top view

Figure 38 Motherboard bottom view

Figure 39 Daughter board top view

Figure 40 Daughter board bottom view

Bill of Materials (BOM)

11 Bill of Materials (BOM)

Table 9 Motherboard BOM

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

Bill of Materials (BOM)

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

Bill of Materials (BOM)

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

Bill of Materials (BOM)

User Manual 2008 2011 2022 2023 2024 2022 2022 2023 2024 2022 2023 2024 2022 2023 2024 2022 2023 2022 2023 202

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

Bill of Materials (BOM)

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

Bill of Materials (BOM)

Table 10 Daughterboard BOM

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

Bill of Materials (BOM)

IRS20957SPBF + IGT40R070D1 E8220 evaluation board

Bill of Materials (BOM)

Table 11 Mechanical BOM

Revision history

Revision history

单击下面可查看定价,库存,交付和生命周期等信息

[>>Infineon\(英飞凌\)](https://www.oneyac.com/brand/990.html)