Data Sheet, V1.0, Apr. 2008

TC1796 32-Bit Single-Chip Microcontroller **TriCore**

Microcontrollers

Never stop thinking

Edition 2008-04 Published by Infineon Technologies AG 81726 Munich, Germany © 2008 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (**www.infineon.com**).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TC1796 32-Bit Single-Chip Microcontroller **TriCore**

Microcontrollers

Never stop thinking

TC1796 Data Sheet

Revision History: V1.0, 2008-04

Trademarks

TriCore® is a trademark of Infineon Technologies AG.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com

Table of Contents

Table of Contents

Table of Contents

Summary of Features

1 Summary of Features

- High-performance 32-bit super-scalar TriCore V1.3 CPU with 4-stage pipeline
	- Superior real-time performance
	- Strong bit handling
	- Fully integrated DSP capabilities
	- Single precision Floating Point Unit (FPU)
	- 150 MHz operation at full temperature range
- 32-bit Peripheral Control Processor with single cycle instruction (PCP2)
	- 16 Kbyte Parameter Memory (PRAM)
	- 32 Kbyte Code Memory (CMEM)
- Multiple on-chip memories
	- 2 Mbyte Program Flash Memory (PFLASH) with ECC
	- 128 Kbyte Data Flash Memory (DFLASH) usable for EEPROM emulation
	- 136 Kbyte Data Memory (LDRAM, SRAM, SBRAM)
	- 8 Kbyte Dual-Ported Memory (DPRAM)
	- 48 Kbyte Code Scratchpad Memory (SPRAM)
	- 16 Kbyte Instruction Cache (ICACHE)
	- 16 Kbyte BootROM (BROM)
- 16-Channel DMA Controller
- 32-bit External Bus Interface Unit (EBU) with
	- 75 dedicated address/data bus, clock, and control lines
	- Synchronous burst Flash access capability
- Sophisticated interrupt system with 2×255 hardware priority arbitration levels serviced by CPU or PCP2
- High performing on-chip bus structure
	- Two 64-bit Local Memory Buses between EBU, Flash and Data Memory
	- 32-bit System Peripheral Bus (SPB) for on-chip peripheral and functional units
	- 32-bit Remote Peripheral Bus (RPB) for high-speed on-chip peripheral units
	- Two bus bridges (LFI Bridge, DMA Controller)
- Peripheral Control Processor with single cycle instruction (PCP2)
	- 16 Kbyte Parameter Memory (PRAM)
	- 32 Kbyte Code Memory (CMEM)
- Versatile On-chip Peripheral Units
	- Two Asynchronous/Synchronous Serial Channels (ASC) with baud rate generator, parity, framing and overrun error detection
	- Two High-Speed Synchronous Serial Channels (SSC) with programmable data length and shift direction
	- Two serial Micro Second Bus interfaces (MSC) for serial port expansion to external power devices
	- Two High-Speed Micro Link interfaces (MLI) for serial inter-processor communication

Summary of Features

- One MultiCAN Module with four CAN nodes and 128 free assignable message objects for high efficiency data handling via FIFO buffering and gateway data transfer (one CAN node supports TTCAN functionality)
- Two General Purpose Timer Array Modules (GPTA) with additional Local Timer Cell Array (LTCA2) providing a powerful set of digital signal filtering and timer functionality to realize autonomous and complex Input/Output management
- Two 16-channel Analog-to-Digital Converter units (ADC) with selectable 8-bit, 10 bit, or 12-bit resolution
- One 4-channel Fast Analog-to-Digital Converter unit (FADC) with concatenated comb filters for hardware data reduction: supporting 10-bit resolution, min. conversion time of 280ns
- 44 analog input lines for ADC and FADC
- 123 digital general purpose I/O lines, 4 input lines
- Digital I/O ports with 3.3 V capability
- On-chip debug support for OCDS Level 1 and 2 (CPU, PCP3, DMA)
- Dedicated Emulation Device chip for multi-core debugging, tracing, and calibration via USB V1.1 interface available (TC1796ED)
- Power Management System
- Clock Generation Unit with PLL
- Core supply voltage of 1.5 V
- I/O voltage of 3.3 V
- Full automotive temperature range: -40° to +125°C
- P/PG-BGA-416-4 package

Summary of Features

Ordering Information

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- The package and the type of delivery.

For the available ordering codes for the TC1796 please refer to the **"Product Catalog Microcontrollers"**, which summarizes all available microcontroller variants.

This document describes the derivatives of the device.The **[Table](#page-8-0) 1** enumerates these derivatives and summarizes the differences.

Table 1 TC1796 Derivative Synopsis

2.1 TC1796 Block Diagram

2.2 Logic Symbol

Figure 2 TC1796 Logic Symbol

TC1796

2.3 Pin Configuration

Figure 3 TC1796 Pinning for P/PG-BGA-416-4 Package (Top view)

2.4 Pad Driver and Input Classes Overview

The TC1796 provides different types and classes of input and output lines. For understanding of the abbreviations in **[Table](#page-13-0) 2** starting at the next page, **[Table](#page-34-1) 4** gives an overview on the pad type and class types.

2.5 Pin Definitions and Functions

General Device Information

General Device Information

General Device Information

General Device Information

General Device Information

General Device Information

General Device Information

General Device Information

General Device Information

General Device Information

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

1) In order to minimize noise coupling to the on-chip A/D converters, it is recommended to use these pins as less as possible in strong driver mode.

- 2) In case of a power-fail condition (one or more power supply voltages drop below the specified voltage range), an undefined output driving level may occur at these pins.
- 3) Not bonded externally in the BC and BD steps of TC1796. An option for bonding them in future steps and products is kept open.

Table 3 V_{SS} Balls

2.5.1 Pull-Up/Pull-Down Behavior of the Pins

Table 4 List of Pull-Up/Pull-Down Reset Behavior of the Pins

Functional Description

3 Functional Description

The following section gives an overview of the sub systems and the modules of the TC1796 and their connectivity.

3.1 System Architecture and On-Chip Bus Systems

The TC1796 has four independent on-chip buses (see also TC1796 block diagram in **[Figure](#page-9-2) 1**):

- Program Local Memory Bus (PLMB)
- Data Local Memory Bus (DLMB)
- System Peripheral Bus (SPB)
- Remote Peripheral Bus (RPB)

The two LMB Buses (Program Local Memory Bus PLMB and Data Local Memory Bus DLMB) connect the TriCore CPU to its local resources for data and instruction fetches. The PLMB/DLMB Buses are synchronous and pipelined buses with variable block size transfer support. The protocol supports 8-, 16-, 32-, and 64-bit single transactions and variable length 64-bit block transfers.

The System Peripheral Bus (SPB) is accessible by the CPU via the LFI Bridge. The LFI Bridge is a bi-directional bus bridge between the DLMB and the SPB. It supports all transactions types of both buses, DLMB Bus and FPI Bus. It handles address translation and transaction type translation between the two buses. The LFI Bridge further supports the pipelining of both connected buses. Therefore, no additional delay is created except for bus protocol conversions.

The Remote Peripheral Bus (RPB) connects the peripherals with high data rates (SSC, ADC, FADC) with the Dual-port memory (DPRAM) in the DMI, relieving the SPB and the PLMB/DLMB Buses from these data transfers. The RPB is controlled by a bus switch which is located in the DMA controller.

The two LMB Buses are running at CPU clock speed (clock rate of f_{CPU}) while SPB and RPB are running at system clock speed (clock rate of f_{SYS}). Note that f_{SYS} can be equal to f_{CPU} or half the f_{CPU} frequency.

3.2 On-Chip Memories

As shown in the TC1796 block diagram on **[Page](#page-9-0) 10**, some of the TC1796 units provide on-chip memories that are used as program or data memory.

- Program memory in PMU and PMI
	- 2 Mbyte on-chip Program Flash (PFLASH)
	- 16 Kbyte Boot ROM (BROM)
	- 48 Kbyte Scratch-Pad RAM (SPRAM)
	- 16 Kbyte Instruction Cache (ICACHE)
- Data memory in DMU, PMU and DMI
	- 56 Kbyte Local Data RAM (LDRAM)
	- 8 Kbyte Dual-port RAM (DPRAM)
	- 64 Kbyte Data Memory (SRAM)
	- 16 Kbyte data memory (SBRAM) for standby operation during power-down
	- 128 Kbyte on-chip Data Flash (DFLASH)
- Memory of the PCP2
	- 32 Kbyte Code Memory (CMEM)
	- 16 Kbyte Parameter Memory (PRAM)
- On-chip SRAMs with parity error detection

Features of the Program Flash

- 2 Mbyte on-chip program Flash memory
- Usable for instruction code execution or constant data storage
- 256-byte wide program interface
	- 256 bytes are programmed into PFLASH page in one step/command
- 256-bit read interface
	- Transfer from PFLASH to CPU/PMI by four 64-bit single-cycle burst transfers
- Dynamic correction of single-bit errors during read access
- Detection of double bit errors
- Fixed sector architecture
	- Eight 16 Kbyte, one 128 Kbyte, one 256 Kbyte, and three 512 Kbyte sectors
	- Each sector separately erasable
	- Each sector separately write-protectable
- Configurable read protection for complete PFLASH with sophisticated read access supervision, combined with write protection for complete PFLASH (protection against "Trojan horse" software)
- Configurable write protection for each sector
	- Each sector separately write-protectable
	- With capability to be re-programmed
	- With capability to be locked forever (OTP)
- Password mechanism for temporarily disable write or read protection
- On-chip programming voltage generation
- PFLASH is delivered in erased state (read all zeros)

- JEDEC standard based command sequences for PFLASH control
	- Write state machine controls programming and erase operations
	- Status and error reporting by status flags and interrupt
- Margin check for detection of problematic PFLASH bits

Features of the Data Flash

- 128 Kbyte on-chip data Flash memory, organized in two 64 Kbyte banks
- Usable for data storage with EEPROM functionality
- 128 Byte program interface
	- 128 bytes are programmed into one DFLASH page by one step/command
- 64-bit read interface (no burst transfers)
- Dynamic correction of single-bit errors during read access
- Detection of double bit errors
- Fixed sector architecture
	- Two 64 Kbyte banks/sectors
	- Each sector separately erasable
- Configurable read protection (combined with write protection) for complete DFLASH together with PFLASH read protection
- Password mechanism to temporarily disable write and read protection
- Erasing/programming of one bank possible while reading data from the other bank
- Programming of one bank possible while erasing the other bank
- On-chip generation of programming voltage
- DFLASH is delivered in erased state (read all zeros)
- JEDEC-standard based command sequences for DFLASH control
	- Write state machine controls programming and erase operations
	- Status and error reporting by status flags and interrupt
- Margin check for detection of problematic DFLASH bits

3.3 Architectural Address Map

[Table](#page-38-0) 5 shows the overall architectural address map as defined for the TriCore and implemented in TC1796.

Seg- ment	Contents	Size	Description
$0 - 7$	Global	8×256 Mbyte	Reserved (MMU space), cached
8	Global Memory	256 Mbyte	EBU (246 Mbyte), PMU with PFLASH, DFLASH, BROM, memory reserved for Emulation, cached
9	Global Memory	256 Mbyte	FPI space; cached
10	Global Memory	256 Mbyte	EBU (246 Mbyte), PMU with PFLASH, DFLASH, BROM, memory reserved for Emulation, non- cached
11	Global Memory	256 Mbyte	FPI space; non-cached
12	Local LMB Memory	256 Mbyte	DMU, bottom 4 Mbyte visible from FPI Bus in segment 14, cached
13	DMI	64 Mbyte	Local Data Memory RAM, non-cached
	PMI	64 Mbyte	Local Code Memory RAM, non-cached
	EXTPER	96 Mbyte	External Peripheral Space, non-cached
	EXTEMU	16 Mbyte	External Emulator Range, non-cached
	BOOTROM	16 Mbyte	Boot ROM space, BROM mirror; non-cached
14	EXTPER	128 Mbyte	External Peripheral Space non-speculative, no execution, non-cached
	CPU[0 15] image region	16×8 Mbyte	Non-speculative, no execution, non-cached
15	LMBPER CSFRs INTPER	256 Mbyte	CSFRs of CPUs[0 15]; LMB & Internal Peripheral Space; non-speculative, no execution, non-cached

Table 5 TC1796 Architectural Address Map

3.4 Memory Protection System

The TC1796 memory protection system specifies the addressable range and read/write permissions of memory segments available to the currently executing task. The memory protection system controls the position and range of addressable segments in memory. It also controls the kinds of read and write operations allowed within addressable memory segments. Any illegal memory access is detected by the memory protection hardware, which then invokes the appropriate Trap Service Routine (TSR) to handle the error. Thus, the memory protection system protects critical system functions against both software and hardware errors. The memory protection hardware can also generate signals to the Debug Unit to facilitate tracing illegal memory accesses.

There are two Memory Protection Register Sets in the TC1796, numbered 0 and 1, which specify memory protection ranges and permissions for code and data. The PSW.PRS bit field determines which of these is the set currently in use by the CPU. Because the TC1796 uses a Harvard-style memory architecture, each Memory Protection Register Set is broken down into a Data Protection Register Set and a Code Protection Register Set. Each Data Protection Register Set can specify up to four address ranges to receive particular protection modes. Each Code Protection Register Set can specify up to two address ranges to receive particular protection modes.

Each of the Data Protection Register Sets and Code Protection Register Sets determines the range and protection modes for a separate memory area. Each contains register pairs which determine the address range (the Data Segment Protection Registers and Code Segment Protection Registers) and one register (Data Protection Mode Register) which determines the memory access modes which apply to the specified range.

TC1796

Functional Description

3.5 External Bus Unit

The External Bus Unit (EBU) of the TC1796 is the units that controls the transactions between external memories or peripheral units with the internal memories and peripheral units. The EBU is a part of the PMU and communicates with CPU and PMI via the Program Local Memory Bus. This configuration allows to get fast access times especially when using external burst FLASH memory devices.

Figure 4 EBU Block Diagram

The following features are supported by the EBU:

- 64-bit internal Program Local Memory Bus (PLMB) interface
- 32-bit external demultiplexed bus interface
	- Asynchronous read/write accesses support Intel-style and Motorola-style interface signals
	- Synchronous burst FLASH memory read
	- Five programmable regions associated each to one chip select output
	- Flexibly programmable access parameters for each chip select region
	- Little-endian and Big-endian support
	- Programmable wait state control
	- Scalable external bus frequency
		- $-$ Derived from PLMB frequency (f_{CPI}) divided by 1, 2, 3, or 4
		- Max. 75 MHz

- Data buffering supported
	- Code prefetch buffer
	- Read/write buffer
- External bus arbitration control capability for the EBU bus
- Automatic self-configuration on boot from external memory

3.6 Peripheral Control Processor

The Peripheral Control Processor (PCP2) in the TC1796 performs tasks that would normally be performed by the combination of a DMA controller and its supporting CPU interrupt service routines in a traditional computer system. It could easily be considered as the host processor's first line of defence as an interrupt-handling engine. The PCP2 can off-load the CPU from having to service time-critical interrupts. This provides many benefits, including:

- Avoiding large interrupt-driven task context-switching latencies in the host processor
- Reducing the cost of interrupts in terms of processor register and memory overhead
- Improving the responsiveness of interrupt service routines to data-capture and datatransfer operations
- Easing the implementation of multitasking operating systems.

The PCP2 has an architecture that efficiently supports DMA-type transactions to and from arbitrary devices and memory addresses within the TC1796 and also has reasonable stand-alone computational capabilities.

The PCP2 in the TC1796 contains an improved version of the TC1775's PCP with the following enhancements:

- Optimized context switching
- Support for nested interrupts
- Enhanced instruction set
- Enhanced instruction execution speed
- Enhanced interrupt queueing

The PCP2 is made up of several modular blocks as follows (see **[Figure](#page-42-0) 5**):

- PCP2 Processor Core
- Code Memory (CMEM)
- Parameter Memory (PRAM)
- PCP2 Interrupt Control Unit (PICU)
- PCP2 Service Request Nodes (PSRN)
- System bus interface to the Flexible Peripheral Interface (FPI Bus)

Table 6 PCP2 Instruction Set Overview

3.7 DMA Controller and Memory Checker

The Direct Memory Access (DMA) Controller of the TC1796 transfers data from data source locations to data destination locations without intervention of the CPU or other on-chip devices. One data move operation is controlled by one DMA channel. Sixteen DMA channels are provided in two independent DMA Sub-Blocks with eight DMA channels each. The Bus Switch provides the connection of two DMA Sub-Blocks to the two FPI Bus interfaces and an MLI bus interface. In the TC1796, the FPI Bus interfaces are connected to System Peripheral Bus and the Remote Peripheral Bus. The third specific bus interface provides a connection to Micro Link Interface modules (two MLI modules in the TC1796) and other DMA-related devices (Memory Checker module in the TC1796). **[Figure](#page-43-0) 6** shows the implementation details and interconnections of the DMA module.

Figure 6 DMA Controller Block Diagram

Features

- 16 independent DMA channels
	- 8 DMA channels in each DMA Sub-Block
	- Up to 8 selectable request inputs per DMA channel
	- 2-level programmable priority of DMA channels within a DMA Sub-Block
	- Software and hardware DMA request
	- Hardware requests by selected on-chip peripherals and external inputs
- Programmable priority of the DMA Sub-Blocks on the bus interfaces
- Buffer capability for move actions on the buses (at least 1 move per bus is buffered).
- Individually programmable operation modes for each DMA channel
	- Single mode: stops and disables DMA channel after a predefined number of DMA transfers
	- Continuous mode: DMA channel remains enabled after a predefined number of DMA transfers; DMA transaction can be repeated.
	- Programmable address modification
- Full 32-bit addressing capability of each DMA channel
	- 4 GByte address range
	- Support of circular buffer addressing mode
- Programmable data width of DMA transfer/transaction: 8-bit, 16-bit, or 32-bit
- Micro Link bus interface support
- Register set for each DMA channel
	- Source and destination address register
	- Channel control and status register
	- Transfer count register
- Flexible interrupt generation (the service request node logic for the MLI channels is also implemented in the DMA module)
- All buses connected to the DMA module must work at the same frequency.
- Read/write requests of the System Bus Side to the Remote Peripherals are bridged to the Remote Peripheral Bus (only the DMA is master on the RPB)

Memory Checker

The Memory Checker Module (MEMCHK) makes it possible to check the data consistency of memories. Any SPB bus master may access the memory checker. Preferable the DMA controller does it as described hereafter. It uses 8-bit, 16-bit, or 32 bit DMA moves to read from the selected address area and to write the value read in a memory checker input register. With each write operation to the memory checker input register, a polynomial checksum calculation is triggered and the result of the calculation is stored in the memory checker result register.

The memory checker uses the standard Ethernet polynomial, which is given by:

 $G^{32} = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$

Note: Although the polynomial above is used for generation, the generation algorithm differs from the one that is used by the Ethernet protocol.

3.8 Interrupt System

The TC1796 interrupt system provides a flexible and time-efficient means for processing interrupts. An interrupt request can be serviced either by the CPU or by the Peripheral Control Processor (PCP). These units are called "Service Providers". Interrupt requests are called "Service Requests" rather than "Interrupt Requests" in this document because they can be serviced by either of the Service Providers.

Each peripheral in the TC1796 can generate service requests. Additionally, the Bus Control Units, the Debug Unit, the PCP, and even the CPU itself can generate service requests to either of the two Service Providers.

As shown in **[Figure](#page-46-0) 7**, each TC1796 unit that can generate service requests is connected to one or more Service Request Nodes (SRN). Each SRN contains a Service Request Control Register. Two arbitration buses connect the SRNs with two Interrupt Control Units, which handle interrupt arbitration among competing interrupt service requests, as follows:

- The Interrupt Control Unit (ICU) arbitrates service requests for the CPU and administers the CPU Interrupt Arbitration Bus.
- The Peripheral Interrupt Control Unit (PICU) arbitrates service requests for the PCP2 and administers the PCP2 Interrupt Arbitration Bus.

The PCP2 can make service requests directly to itself (via the PICU), or it can make service requests to the CPU. The Debug Unit can generate service requests to the PCP2 or the CPU. The CPU can make service requests directly to itself (via the ICU), or it can make service requests to the PCP. The CPU Service Request Nodes are activated through software.

Depending on the selected system clock frequency f_{SYS} , the number of f_{SYS} clock cycles per arbitration cycle must be selected as follows:

- f_{SYS} < 60MHz: ICR.CONECYC = 1 and PCP_ICR.CONECYC = 1
- $f_{\text{SYS}} > 60$ MHz: ICR.CONECYC = 0 and PCP_ICR.CONECYC = 0

TC1796

Functional Description

Figure 7 Block Diagram of the TC1796 Interrupt System

3.9 Asynchronous/Synchronous Serial Interfaces (ASC0, ASC1)

[Figure](#page-47-0) 8 shows a global view of the functional blocks and interfaces of the two Asynchronous/Synchronous Serial Interfaces ASC0 and ASC1.

Figure 8 Block Diagram of the ASC Interfaces

The Asynchronous/Synchronous Serial Interfaces provide serial communication between the TC1796 and other microcontrollers, microprocessors, or external peripherals.

The ASC supports full-duplex asynchronous communication and half-duplex synchronous communication. In Synchronous Mode, data is transmitted or received synchronous to a shift clock which is generated by the ASC internally. In Asynchronous

Mode, 8-bit or 9-bit data transfer, parity generation, and the number of stop bits can be selected. Parity, framing, and overrun error detection are provided to increase the reliability of data transfers. Transmission and reception of data are double-buffered. For multiprocessor communication, a mechanism is included to distinguish address bytes from data bytes. Testing is supported by a loop-back option. A 13-bit baud rate generator provides the ASC with a separate serial clock signal which can be very accurately adjusted by a prescaler implemented as a fractional divider.

Each ASC module, ASC0 and ASC1, communicates with the external world via two I/O lines. The RXD line is the receive data input signal (in Synchronous Mode also output). TXD is the transmit output signal. In the TC1796, the two I/O lines of each ASC can be alternatively switched to different pairs of GPIO lines.

Clock control, address decoding, and interrupt service request control are managed outside the ASC module kernel.

Features

- Full-duplex asynchronous operating modes
	- 8-bit or 9-bit data frames, LSB first
	- Parity bit generation/checking
	- One or two stop bits
	- Baud rate from 4.69 Mbit/s to 1.12 Bit/s (@ 75 MHz clock)
	- Multiprocessor mode for automatic address/data byte detection
	- Loop-back capability
- Half-duplex 8-bit synchronous operating mode
- Baud rate from 9.38 Mbit/s to 763 Bit/s (@ 75 MHz clock)
- Double buffered transmitter/receiver
- Interrupt generation
	- On a transmit buffer empty condition
	- On a transmit last bit of a frame condition
	- On a receive buffer full condition
	- On an error condition (frame, parity, overrun error)

3.10 High-Speed Synchronous Serial Interfaces (SSC0, SSC1)

[Figure](#page-49-0) 9 shows a global view of the functional blocks and interfaces of the two High-Speed Synchronous Serial interfaces SSC0 and SSC1.

Figure 9 Block Diagram of the SSC Interfaces

The SSC allows full-duplex and half-duplex serial synchronous communication up to 37.5 Mbit/s (@ 75 MHz module clock) with Receive and Transmit FIFO support. (FIFO only in SSC0). The serial clock signal can be generated by the SSC itself (Master Mode)

or can be received from an external master (Slave Mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPIcompatible devices. Transmission and reception of data is double-buffered. A shift clock generator provides the SSC with a separate serial clock signal. One slave select input is available for Slave Mode operation. Eight programmable slave select outputs (chip selects) are supported in Master Mode. The I/O lines of the SSC0 module are connected to dedicated device pins while the SSC1 module I/O lines are wired with general purpose I/O port lines.

Features

- Master and Slave Mode operation
	- Full-duplex or half-duplex operation
	- Automatic pad control possible
- Flexible data format
	- Programmable number of data bits: 2 to 16 bits
	- Programmable shift direction: LSB or MSB shift first
	- Programmable clock polarity: Idle low or high state for the shift clock
	- Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
	- Baud rate generation from 37.5 Mbit/s to 572.2 Bit/s (@ 75 MHz module clock)
- Interrupt generation
	- On a transmitter empty condition
	- On a receiver full condition
	- On an error condition (receive, phase, baud rate, transmit error)
- Flexible SSC pin configuration
- One slave select input SLSI in slave mode
- Eight programmable slave select outputs SLSO in Master Mode
	- Automatic SLSO generation with programmable timing
	- Programmable active level and enable control
- SSC0 with 8-stage receive FIFO (RXFIFO) and 8-stage transmit FIFO (TXFIFO)
	- Independent control of RXFIFO and TXFIFO
	- 2- to 16-bit FIFO data width
	- Programmable receive/transmit interrupt trigger level
	- Receive and Transmit FIFO filling level indication
	- Overrun error generation
	- Underflow error generation

3.11 Micro Second Bus Interfaces (MSC0, MSC1)

The Micro Second Channel (MSC) interfaces provides a serial communication link typically used to connect power switches or other peripheral devices. The serial communication link is build up by a fast synchronous downstream channel and a slow asynchronous upstream channel. **[Figure](#page-51-0) 10** shows a global view the interface signals of the MSC interface.

Figure 10 Block Diagram of the MSC Interfaces

The downstream and upstream channels of the MSC module communicate with the external world via nine I/O lines. Eight output lines are required for the serial communication of the downstream channel (clock, data, and enable signals). One out of eight input lines SDI[7:0] is used as serial data input signal for the upstream channel. The source of the serial data to be transmitted by the downstream channel can be MSC register contents or data that is provided at the ALTINL/ALTINH input lines. These input lines are typically connected to other on-chip peripheral units (for example with a timer unit like the GPTA). An emergency stop input signal allows to set bits of the serial data stream to dedicated values in emergency case.

Clock control, address decoding, and interrupt service request control are managed outside the MSC module kernel. Service request outputs are able to trigger an interrupt or a DMA request.

Features

- Fast synchronous serial interface to connect power switches in particular, or other peripheral devices via serial buses
- High-speed synchronous serial transmission on downstream channel
	- $-$ Maximum serial output clock frequency: $f_{FCL} = f_{MSC}/2$ $(= 37.5$ Mbit/s $@$ 75 MHz module clock)
	- $-$ Fractional clock divider for precise frequency control of serial clock f_{MSC}
	- Command, data, and passive frame types
	- Start of serial frame: Software-controlled, timer-controlled, or free-running
	- Programmable upstream data frame length (16 or 12 bits)
	- Transmission with or without SEL bit
	- Flexible chip select generation indicates status during serial frame transmission
	- Emergency stop without CPU intervention
- Low-speed asynchronous serial reception on upstream channel
	- $-$ Baud rate: f_{MSC} divided by 8, 16, 32, 64, 128, 256, or 512
	- Standard asynchronous serial frames
	- Parity error checker
	- 8-to-1 input multiplexer for SDI lines
	- Built-in spike filter on SDI lines

3.12 MultiCAN Controller (CAN)

[Figure](#page-53-0) 11 shows a global view of the MultiCAN module with its functional blocks and interfaces.

Figure 11 Block Diagram of MultiCAN Module with Time-Triggered Extension

The MultiCAN module contains four independently operating CAN nodes with Full-CAN functionality that are able to exchange Data and Remote Frames via a gateway function. Transmission and reception of CAN frames is handled in accordance with CAN specification V2.0 B (active). Each CAN node can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

All four CAN nodes share a common set of message objects. Each message object can be individually allocated to one of the CAN nodes. Besides serving as a storage container for incoming and outgoing frames, message objects can be combined to build gateways between the CAN nodes or to setup a FIFO buffer.

The message objects are organized in double-chained linked lists, where each CAN node has it's own list of message objects. A CAN node stores frames only into message

objects that are allocated to the message object list of the CAN node, and it transmits only messages belonging to this message object list. A powerful, command-driven list controller performs all message object list operations.

MultiCAN Features

- CAN functionality conforms to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898)
- Four independent CAN nodes
- 128 independent message objects (shared by the CAN nodes)
- Dedicated control registers for each CAN node
- Data transfer rate up to 1Mbit/s, individually programmable for each node
- Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality: message objects can be individually
	- Assigned to one of the four CAN nodes
	- Configured as transmit or receive object
	- Configured as message buffer with FIFO algorithm
	- Configured to handle frames with 11-bit or 29-bit identifiers
	- Provided with programmable acceptance mask register for filtering
	- Monitored via a frame counter
	- Configured for Remote Monitoring Mode
- Automatic Gateway Mode support
- 16 individually programmable interrupt nodes
- Analyzer mode for CAN bus monitoring

Time-Triggered Extension (TTCAN)

In addition to the event-driven CAN functionality, a deterministic behavior can be achieved for CAN node 0 by an extension module that supports time-triggered CAN (TTCAN) functionality. The TTCAN protocol is compliant with the confirmed standardization proposal for ISO 11898-4 and fully conforms to the existing CAN protocol.

The time-triggered functionality is added as higher-layer extension (session layer) to the CAN protocol in order to be able to operate in safety critical applications. The new features allow a deterministic behavior of a CAN network and the synchronization of networks. A global time information is available. The time-triggered extension is based on a scheduler mechanism with a timing control unit and a dedicated timing data part.

TTCAN Features

- Full support of basic cycle and system matrix functionality
- Support of reference messages level 1 and level 2
- Usable as time master
- Arbitration windows supported in time-triggered mode
- Global time information available
- CAN node 0 can be configured either for event-driven or for time-triggered mode
- Built-in scheduler mechanism and a timing synchronization unit
- Write protection for scheduler timing data memory
- Module-external CAN time trigger inputs (ECTTx lines) can be used as transmit trigger for a reference message
- Timing-related interrupt functionality
- Parity protection for scheduler memory

3.13 Micro Link Serial Bus Interface (MLI0, MLI1)

The Micro Link Interface (MLI) is a fast synchronous serial interface that allows to exchange data between microcontrollers of the 32-bit AUDO microcontroller family without intervention of a CPU or other bus masters. **[Figure](#page-56-0) 12** shows how two microcontrollers are typically connected together via their MLI interfaces. The MLI operates in both microcontrollers as a bus master on the system bus.

Figure 12 Typical Micro Link Interface Connection

Features

- Synchronous serial communication between MLI transmitters and MLI receivers located on the same or on different microcontroller devices
- Automatic data transfer/request transactions between local/remote controller
- Fully transparent read/write access supported (= remote programming)
- Complete address range of remote controller available
- Specific frame protocol to transfer commands, addresses and data
- Error control by parity bit
- 32-bit, 16-bit, and 8-bit data transfers
- Programmable baud rate:
	- MLI transmitter baud rate: max. $f_{ML}/2$ (= 37.5 Mbit/s @ 75 MHz module clock)
	- $-$ MLI receiver baud rate: max. f_{ML}
- Multiple remote (slave) controllers supported

MLI transmitter and MLI receiver communicate with other off-chip MLI receivers and MLI transmitters via a 4-line serial I/O bus each. Several I/O lines of these I/O buses are available outside the MLI module kernel as four-line output or input buses.

[Figure](#page-57-0) 13 shows the functional blocks of the two MLI modules with its interfaces.

Figure 13 Block Diagram of the MLI Modules

3.14 General Purpose Timer Array

The GPTA provides a set of timer, compare and capture functionalities that can be flexibly combined to form signal measurement and signal generation units. They are optimized for tasks typical of engine, gearbox, and electrical motor control applications, but can also be used to generate simple and complex signal waveforms needed in other industrial applications.

The TC1796 contains two General Purpose Timer Arrays (GPTA0 and GPTA1) with identical functionality, plus an additional Local Timer Cell Array (LTCA2). **[Figure](#page-58-0) 14** shows a global view of the GPTA modules.

Figure 14 Block Diagram of the GPTA Modules

3.14.1 Functionality of GPTA0/GPTA1

Each of the General Purpose Timer Arrays (GPTA0 and GPTA1) provides a set of hardware modules required for high speed digital signal processing:

- Filter and Prescaler Cells (FPC) support input noise filtering and prescaler operation.
- Phase Discrimination Logic units (PDL) decode the direction information output by a rotation tracking system.
- Duty Cycle Measurement Cells (DCM) provide pulse-width measurement capabilities.
- A Digital Phase Locked Loop unit (PLL) generates a programmable number of GPTA module clock ticks during an input signal's period.
- Global Timer units (GT) driven by various clock sources are implemented to operate as a time base for the associated Global Timer Cells.
- Global Timer Cells (GTC) can be programmed to capture the contents of a Global Timer on an external or internal event. A GTC may be also used to control an external port pin depending on the result of an internal compare operation. GTCs can be logically concatenated to provide a common external port pin with a complex signal waveform.
- Local Timer Cells (LTC) operating in Timer, Capture, or Compare Mode may be also logically tied together to drive a common external port pin with a complex signal waveform. LTCs — enabled in Timer Mode or Capture Mode — can be clocked or triggered by various external or internal events.

Input lines can be shared by an LTC and a GTC to trigger their programmed operation simultaneously.

The following sections summarize the specific features of the GPTA units. The clock signal f_{GPTA} is the input clock of the GPTA modules (max. 75 MHz in TC1796).

Clock Generation Unit

- Filter and Prescaler Cell (FPC)
	- Six independent units
	- Three basic operating modes: Prescaler, Delayed Debounce Filter, Immediate Debounce Filter
	- Selectable input sources: Port lines, GPTA module clock, FPC output of preceding FPC cell
	- Selectable input clocks: GPTA module clock, prescaled GPTA module clock, DCM clock, compensated or uncompensated PLL clock.
	- $-f_{\text{CPTA}}/2$ maximum input signal frequency in Filter Modes
- Phase Discriminator Logic (PDL)
	- Two independent units
	- Two operating modes (2 and 3 sensor signals)

- $-f_{\text{GPTA}}/4$ maximum input signal frequency in 2-sensor Mode, $f_{\text{GPTA}}/6$ maximum input signal frequency in 3-sensor Mode.
- Duty Cycle Measurement (DCM)
	- Four independent units
	- 0 100% margin and time-out handling
	- $-f_{\text{GPTA}}$ maximum resolution
	- $-f_{\text{GPTA}}/2$ maximum input signal frequency
	- Digital Phase Locked Loop (PLL)
		- One unit
		- Arbitrary multiplication factor between 1 and 65535
		- $-f_{\text{GPTA}}$ maximum resolution
		- $-f_{\text{GPTA}}/2$ maximum input signal frequency
- Clock Distribution Unit (CDU)
	- One unit
	- Provides nine clock output signals:

*f*GPTA, divided *f*GPTA clocks, FPC1/FPC4 outputs, DCM clock, LTC prescaler clock

Signal Generation Unit

- Global Timers (GT)
	- Two independent units
	- Two operating modes (Free Running Timer and Reload Timer)
	- 24-bit data width
	- f_{GPTA} maximum resolution
	- $-f_{\text{GPTA}}/2$ maximum input signal frequency
- Global Timer Cell (GTC)
	- 32 units related to the Global Timers
	- Two operating modes (Capture, Compare and Capture after Compare)
	- 24-bit data width
	- f_{GPTA} maximum resolution
	- $-f_{\text{GPTA}}/2$ maximum input signal frequency
- Local Timer Cell (LTC)
	- 64 independent units
	- Three basic operating modes (Timer, Capture and Compare) for 63 units
	- Special compare modes for one unit
	- 16-bit data width
	- f_{CPTA} maximum resolution
	- $-f_{\text{GPTA}}/2$ maximum input signal frequency

Interrupt Sharing Unit

• 286 interrupt sources, generating up to 92 service requests

I/O Sharing Unit

• Interconnecting inputs and outputs from internal clocks, FPC, GTC, LTC, ports, and MSC interface.

3.14.2 Functionality of LTCA2

One Local Timer Cells Area provides a set of Local Timer Cells.

- 64 Local Timer Cells (LTCs)
	- Three basic operating modes (Timer, Capture and Compare) for 63 units.
	- Special compare modes for one unit
	- 16-bit data width
	- $-f_{\text{GPTA}}$ maximum resolution
	- $-f_{\text{GPTA}}/2$ maximum input signal frequency

3.15 Analog-to-Digital Converter (ADC0, ADC1)

The two ADC modules of the TC1796 are analog to digital converters with 8-bit, 10-bit, or 12-bit resolution including sample & hold functionality.

Figure 15 Block Diagram of the ADC Module

The A/D converters operate by the method of the successive approximation. A multiplexer selects between up to 32 analog inputs that can be connected with the 16 conversion channels in each ADC module. An automatic self-calibration adjusts the ADC modules to changing temperatures or process variations.

External Clock control, address decoding, and service request (interrupt) control is managed outside the ADC module kernel. A synchronization bridge is used for synchronization of two ADC modules. External trigger conditions are controlled by an External Request Unit. This unit generates the control signals for auto-scan control (ASGT), software trigger control (SW0TR, SW0GT), the event trigger control (ETR, EGT), queue control (QTR, QGT), and timer trigger control (TTR, TGT).

Features

- 8-bit, 10-bit, 12-bit A/D conversion
- Minimum conversion times (without sample time, @ 75 MHz module clock):
	- $-1.05 \,\mu s \, \textcircled{2}$ 8-bit resolution
	- $-1.25 \mu s \omega 10$ -bit resolution
	- $-1.45 \mu s \omega 12$ -bit resolution
- Extended channel status information on request source
- Successive approximation conversion method
- Total Unadjusted Error (TUE) of ± 2 LSB ω 10-bit resolution
- Integrated sample & hold functionality
- Direct control of up to 16(32) analog input channels per ADC
- Dedicated control and status registers for each analog channel
- Powerful conversion request sources
- Selectable reference voltages for each channel
- Programmable sample and conversion timing schemes
- Limit checking
- Flexible ADC module service request control unit
- Synchronization of the two on-chip A/D converters
- Automatic control of external analog multiplexers
- Equidistant samples initiated by timer
- External trigger and gating inputs for conversion requests
- Power reduction and clock control feature
- On-chip die temperature sensor output voltage measurement via ADC1

3.16 Fast Analog-to-Digital Converter Unit (FADC)

The FADC module of the TC1796 basically is a 4-channel A/D converter with 10-bit resolution that operates by the method of the successive approximation.

The main FADC functional blocks shown in **[Figure](#page-65-0) 16** are:

- The Input Stage contains the differential inputs and the programmable amplifier.
- The A/D Converter is responsible for the analog-to-digital conversion.
- The Data Reduction Unit contains programmable anti aliasing and data reduction filters.
- The Channel Trigger Control block defines the trigger and gating conditions for the four FADC channels. The gating source inputs GS[7:0] and trigger source inputs TS[7:0] are connected with GPTA0 module outputs, with GPIO port lines, and external request unit outputs.
- The Channel Timers can independently trigger the conversion of each FADC channel.
- The A/D control block is responsible for the overall FADC functionality.

The FADC module is supplied by the following power supply and reference voltage lines:

- $V_{\text{DDMF}}/V_{\text{DDMF}}$: FADC Analog Part Power Supply (3.3V)
- $V_{\text{DDAF}}/V_{\text{DDAF}}$: FADC Analog Part Logic Power Supply (1.5V)
- *V*FAREF/*V*FAGND: FADC Reference Voltage/FADC Reference Ground

Figure 16 Block Diagram of the FADC Module

Features

- Extreme fast conversion: 21 cycles of f_{FADC} (= 280ns $@f_{\text{FADC}}$ = 75 MHz)
- 10-bit A/D conversion
	- Higher resolution by averaging of consecutive conversions is supported
- Successive approximation conversion method
- Four differential input channels
- Offset and gain calibration support for each channel
- Differential input amplifier with programmable gain of 1, 2, 4 and 8 for each channel
- Free-running (Channel Timers) or triggered conversion modes
- Trigger and gating control for external signals
- Built-in Channel Timers for internal triggering
- Channel timer request periods independently selectable for each channel
- Selectable, programmable anti aliasing and data reduction filter block

3.17 System Timer

The TC1796's STM is designed for global system timing applications requiring both high precision and long range.

Features

- Free-running 56-bit counter
- All 56 bits can be read synchronously
- Different 32-bit portions of the 56-bit counter can be read synchronously
- Flexible interrupt generation based on compare match with partial STM content
- Driven by max. 75 MHz (= f_{SYS} , default after reset = $f_{\text{SYS}}/2$)
- Counting starts automatically after a reset operation
- STM is reset by:
	- Watchdog reset
	- Software reset (RST_REQ.RRSTM must be set)
	- Power-on reset
- STM is not reset at a hardware reset
- STM can be halted in debug/suspend mode

The STM is an upward counter, running either at the system clock frequency f_{SYS} or at a fraction of it. In case of a power-on reset, a watchdog reset, or a software reset, the STM is reset. After one of these reset conditions, the STM is enabled and immediately starts counting up. It is not possible to affect the contents of the timer during normal operation of the TC1796. The timer registers can only be read but not written to. The STM can be optionally disabled or suspended for power-saving and debugging purposes via its clock control register. In suspend mode of the TC1796, the STM clock is stopped but all registers are still readable.

The System Timer can be read in sections from seven registers, STM_TIM0 through STM TIM6, which select increasingly higher-order 32-bit ranges of the System Timer. These can be viewed as individual 32-bit timers, each with a different resolution and timing range. For getting a synchronous and consistent reading of the complete STM contents, a capture register (STM_CAP), is implemented. It latches the contents of the high part of the STM each time when one of the registers STM_TIM0 to STM_TIM5 is read. Thus, it holds the upper value of the timer at exactly the same time when the lower part is read. The second read operation would then read the contents of the STM_CAP to get the complete timer value.

The content of the 56-bit System Timer can be compared against the content of two compare values stored in the compare registers. Interrupts can be generated on a compare match of the STM with the STM_CMP0 or STM_CMP1 registers.

The maximum clock period is $2^{56} \times f_{\text{STM}}$. At f_{STM} = 75 MHz, for example, the STM counts 30.47 years before overflowing. Thus, it is capable of continuously timing the entire expected product life-time of a system without overflowing.

[Figure](#page-67-0) 17 shows an overview on the System Timer with the options for reading parts of STM contents.

Figure 17 General Block Diagram of the STM Module Registers

3.18 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failure. The WDT helps to abort an accidental malfunction of the TC1796 in a user-specified time period. When enabled, the WDT will cause the TC1796 system to be reset if the WDT is not serviced within a userprogrammable time period. The CPU must service the WDT within this time interval to prevent the WDT from causing a TC1796 system reset. Hence, routine service of the WDT confirms that the system is functioning properly.

In addition to this standard "Watchdog" function, the WDT incorporates the EndInit feature and monitors its modifications. A system-wide line is connected to the End-of-Initialization (Endinit) feature and monitors its modifications. A system-wide line is connected to the WDT_CON0.ENDINIT bit, serving as an additional write-protection for critical registers (besides Supervisor Mode protection)

A further enhancement in the TC1796's WDT is its reset pre-warning operation. Instead of immediately resetting the device on the detection of an error (the way that standard Watchdogs do), the WDT first issues an Non-Maskable Interrupt (NMI) to the CPU before finally resetting the device at a specified time period later. This gives the CPU a chance to save system state to memory for later examination of the cause of the malfunction, an important aid in debugging.

Features

- 16-bit Watchdog counter
- Selectable input frequency: $f_{\text{SYS}}/256$ or $f_{\text{SYS}}/16384$
- 16-bit user-definable reload value for normal Watchdog operation, fixed reload value for Time-Out and Pre-warning Modes
- Incorporation of the ENDINIT bit and monitoring of its modifications
- Sophisticated password access mechanism with fixed and user-definable password fields
- Proper access always requires two write accesses. The time between the two accesses is monitored by the WDT and limited.
- Access Error Detection: Invalid password (during first access) or invalid guard bits (during second access) trigger the Watchdog reset generation.
- Overflow Error Detection: An overflow of the counter triggers the Watchdog reset generation.
- Watchdog function can be disabled; access protection and ENDINIT monitor function remain enabled.
- Double Reset Detection: If a Watchdog induced reset occurs twice, a severe system malfunction is assumed and the TC1796 is held in reset until a power-on reset. This prevents the device from being periodically reset if, for instance, connection to the external memory has been lost such that even system initialization could not be performed

• Important debugging support is provided through the reset pre-warning operation by first issuing an NMI to the CPU before finally resetting the device after a certain period of time.

3.19 System Control Unit

The System Control Unit (SCU) of the TC1796 handles several system control tasks. These system control tasks of the SCU are:

- Clock system selection and control
- Reset and boot operation control
- Power management control
- Configuration input sampling
- External Request Unit
- System clock output control
- Chip select generation for EBU
- EBU pull devices control
- On-chip SRAM Parity Control
- Pad driver temperature compensation control
- Emergency stop input control for GPTA outputs
- Die Temperature Sensor
- GPTA1 input IN0 control
- Pad Test Mode control for dedicated pins
- ODCS level 2 trace control
- NMI control
- Miscellaneous SCU control

3.20 Boot Options

The TC1796 booting schemes provide a number of different boot options for the start of code execution. **[Table](#page-70-0) 7** shows the boot options available in the TC1796.

Table 7 TC1796 Boot Selections (cont'd)

Debug Boot Options

1) The type of the alternate bootstrap loader mode is selected by the value of the SCU_SCLIR.SWOPT[2:0] bit field, which contains the levels of the P0.[2:0] latched in with the rising edge of the HDRST. For more details on ABM, see the User's Manual.

2) The EBU fetches the boot configuration from address offset 4 using CS0.

3.21 Power Management System

The TC1796 power management system allows software to configure the various processing units so that they automatically adjust to draw the minimum necessary power for the application. There are three power management modes:

- Run Mode
- Idle Mode
- Sleep Mode

The operation of each system component in each of these states can be configured by software. The power-management modes provide flexible reduction of power consumption through a combination of techniques, including stopping the CPU clock, stopping the clocks of other system components individually, and individually clockspeed reduction of some peripheral components.

Besides these explicit software-controlled power-saving modes, in the TC1796 special attention has been paid for automatic power-saving in those operating units which are currently not required or idle. In that case they are shut off automatically until their operation is required again.

i apie 8	Power management mode Summary								
Mode	Description								
Run	The system is fully operational. All clocks and peripherals are enabled, as determined by software.								
Idle	The CPU clock is disabled, waiting for a condition to return it to Run Mode. Idle Mode can be entered by software when the processor has no active tasks to perform. All peripherals remain powered and clocked. Processor memory is accessible to peripherals. A reset, Watchdog Timer event, a falling edge on the NMI pin, or any enabled interrupt event will return the system to Run Mode.								
Sleep	The system clock signal is distributed only to those peripherals programmed to operate in Sleep Mode. The other peripheral module will be shut down by the suspend signal. Interrupts from operating peripherals, the Watchdog Timer, a falling edge on the NMI pin, or a reset event will return the system to Run Mode. Entering this state requires an orderly shut-down controlled by the Power Management State Machine.								

Table 8 Power Management Mode Summary

In typical operation, Idle Mode and Sleep Mode may be entered and exited frequently during the run time of an application. For example, system software will typically cause the CPU to enter Idle Mode each time it has to wait for an interrupt before continuing its tasks. In Sleep Mode and Idle Mode, wake-up is performed automatically when any enabled interrupt signal is detected, or if the Watchdog Timer signals the CPU with an NMI trap.

3.22 On-Chip Debug Support

[Figure](#page-73-0) 18 shows a block diagram of the TC1796 OCDS system.

Figure 18 OCDS System Block Diagram

The TC1796 basically supports three levels of debug operation:

- OCDS Level 1 debug support
- OCDS Level 2 debug support
- OCDS Level 3 debug support

OCDS Level 1 Debug Support

The OCDS Level 1 debug support is mainly assigned for real-time software debugging purposes which have a demand for low-cost standard debugger hardware.

The OCDS Level 1 debug support is based on a JTAG interface which can be used by the external debug hardware to communicate with the system. The on-chip Cerberus module controls the interactions between the JTAG interface and the on-chip modules. The external debug hardware may become master of the internal buses and read or write the on-chip register/memory resources. The Cerberus also allows to define breakpoint and trigger conditions as well as to control user program execution (run/stop, break, single-step).

OCDS Level 2 Debug Support

The OCDS Level 2 debug support allows to implement program tracing capabilities for enhanced debuggers by extending the OCDS Level 1 debug functionality with an additional 16-bit wide trace port with trace clock. With the trace extension the following four trace capabilities are provided (only one of the four trace capabilities can be selected at a time):

- Trace capability of the CPU program flow
- Trace capability of the PCP2 program flow
- Trace capability of the DMA Controller transaction requests
- Trace capability of the DMA Controller move engine status information

OCDS Level 3 Debug Support

The OCDS Level 3 debug support is based on a special emulation device, the TC1796ED, which provides additional features required for high-end emulation purposes. The TC1796ED is a device which includes the TC1796 product chip and additional emulation extension hardware in a package with the same footprint as the TC1796.

3.23 Clock Generation and PLL

The TC1796 clock system performs the following functions:

- Acquires and buffers incoming clock signals to create a master clock frequency
- Distributes in-phase synchronized clock signals throughout the TC1796's entire clock tree
- Divides a system master clock frequency into lower frequencies required by the different modules for operation.
- Dynamically reduces power consumption during operation of functional units
- Statically reduces power consumption through programmable power-saving modes
- Reduces electromagnetic interference (EMI) by switching off unused modules

The clock system must be operational before the TC1796 is able to run. Therefore, it also contains special logic to handle power-up and reset operations. Its services are fundamental to the operation of the entire system, so it contains special fail-safe logic.

Features

- PLL operation for multiplying clock source by different factors
- Direct drive capability for direct clocking
- Comfortable state machine for secure switching between basic PLL, direct or prescaler operation
- Sleep and Power-Down Mode support

The TC1796 Clock Generation Unit (CGU) as shown in **[Figure](#page-76-0) 19** allows a very flexible clock generation. It basically consists of an main oscillator circuit and a Phase- Locked Loop (PLL). The PLL can converts a low-frequency external clock signal from the oscillator circuit to a high-speed internal clock for maximum performance.

The system clock f_{SYS} is generated from an oscillator clock f_{OSC} in either of four hardware/software selectable ways:

• **Direct Drive Mode (PLL Bypass):**

In Direct Drive Mode, the PLL is bypassed and the CGU clock outputs are directly fed from the clock signal f_{OSC} , i.e. $f_{\text{CPU}} = f_{\text{OSC}}$ and $f_{\text{SYS}} = f_{\text{OSC}}/2$ or f_{OSC} . This allows operation of the TC1796 with a reasonably small fundamental mode crystal.

• **VCO Bypass Mode (Prescaler Mode):** In VCO Bypass Mode, f_{CPU} and f_{SYS} are derived from f_{OSC} by the two divider stages, P-Divider and K-Divider. The system clock f_{SYS} can be equal to f_{CPU} or $f_{\text{CPU}}/2$.

• **PLL Mode:**

In PLL Mode, the PLL is running. The VCO clock f_{VCO} is derived from f_{OSC} , divided by the P factor, multiplied by the PLL (N-Divider). The clock signals f_{CPU} and f_{SYS} are derived from f_{VCO} by the K-Divider. The system clock f_{SYS} can be equal to f_{CPU} or $f_{\rm CPU}/2$.

• **PLL Base Mode:**

In PLL Base Mode, the PLL is running at its VCO base frequency and $f_{\rm CPU}$ and $f_{\rm SYS}$

are derived from f_{VCO} only by the K-Divider. In this mode, the system clock f_{SYS} can be equal to f_{CPU} or $f_{\text{CPU}}/2$.

Figure 19 Clock Generation Unit

Recommended Oscillator Circuits

The oscillator circuit, a Pierce oscillator, is designed to work with both, an external crystal oscillator or an external stable clock source. It basically consists of an inverting amplifier and a feedback element with XTAL1 as input, and XTAL2 as output.

When using a crystal, a proper external oscillator circuitry must be connected to both pins, XTAL1 and XTAL2. The crystal frequency can be within the range of 4 MHz to 25 MHz. Additionally are necessary, two load capacitances C_{X1} and C_{X2} , and depending on the crystal type a series resistor R_{X2} to limit the current. A test resistor R_{Ω} may be temporarily inserted to measure the oscillation allowance (negative resistance) of the oscillator circuitry. R_{Ω} values are typically specified by the crystal vendor. The C_{X1} and C_{X2} values shown in **[Figure](#page-77-0) 20** can be used as starting points for the negative resistance evaluation and for non-productive systems. The exact values and related operating range are dependent on the crystal frequency and have to be determined and

optimized together with the crystal vendor using the negative resistance method. Oscillation measurement with the final target system is strongly recommended to verify the input amplitude at XTAL1 and to determine the actual oscillation allowance (margin negative resistance) for the oscillator-crystal system.

When using an external clock signal, it must be connected to XTAL1. XTAL2 is left open (unconnected). The external clock frequency can be in the range of 0 - 40 MHz if the PLL is bypassed and 4 - 40 MHz if the PLL is used.

The oscillator can also be used in combination with a ceramic resonator. The final circuitry must be also verified by the resonator vendor.

[Figure](#page-77-0) 20 shows the recommended external oscillator circuitries for both operating modes, external crystal mode and external input clock mode.

Figure 20 Oscillator Circuitries

A block capacitor between $V_{\text{DDOSC}}^{-1}\!/V_{\text{DDOSC3}}$ and V_{SSOSC} is recommended, too.

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters

¹⁾ V_{DDOSC} and V_{SSOSC} are not bonded externally in the BC and BD steps of TC1796. An option for bonding them in future steps and products is kept open.

for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.

3.24 Power Supply

The TC1796 has several power supply lines for different voltage classes:

- 1.5 V: Core logic and memory, oscillator, and A/D converter supply
- 3.3 V: I/O ports, Flash memories, oscillator, and A/D converter supply with reference voltages
- 2.3 V to 3.3 V: External bus interface supply

[Figure](#page-78-0) 21 shows the power supply concept of the TC1796 with the power supply pins and its connections to the functional units.

3.25 Identification Register Values

The Identification Registers uniquely identify a module or the whole device.

Address	Value	Stepping
F000 0008 _H	002C C002 _H	
F000 0070 _H	0000 1820 _H	
F000 0074 _H	0000 8A02 _H	
F000 0078 _H	0000 0000 _H	BA-Step
	0000 0001H	BB-Step
	0000 0100 _H	BC-Step
	0000 0101 _H	BD-Step
	0000 0300 _H	BE-Step
F000 0108 _H	0000 6A0A _H	
F000 0208 _H	0000 C006 _H	
F000 0408 _H	0000 6307 _H	
F000 0808H	0028 C002 _H	
F000 0908 _H	0028 C002 _H	
F000 0A08 _H	0000 4402 _H	
F000 0B08 _H	0000 4402 _H	
F0001808 _H	0029 C003 _H	BA-, BB-Step
	0029 C004 _H	BC-, BD-, BE-Step
F0002008 _H	0029 C003 _H	BA-, BB-Step
	0029 C004 _H	BC-, BD-, BE-Step
F000 2808 _H	002A C003 _H	BA-, BB-Step
	002A C004 _H	BC-, BD-, BE-Step
F000 3C08 _H	001A C002 _H	
F000 4008 _H	002B C002 _H	
F004 3F08 _H	0020 C003 _H	
F010 0008 _H	0000 6A0A _H	
F010 0108 _H	0000 4530 _H	
F010 0208 _H	0000 4510 _H	
F010 0308 _H	0027 C002 _H	

Table 9 TC1796 Identification Registers

TC1796

Functional Description

4 Electrical Parameters

4.1 General Parameters

4.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the TC1796 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with an two-letter abbreviation in column "Symbol":

• **CC**

Such parameters indicate **C**ontroller **C**haracteristics which are a distinctive feature of the TC1796 and must be regarded for a system design.

• **SR**

Such parameters indicate **S**ystem **R**equirements which must provided by the microcontroller system in which the TC1796 designed in.

4.1.2 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the **[Section](#page-87-0) 4.2.1**.

Class	Power Supply	Type	Sub Class	Speed Grade	Load	Leakage 1)	Termination			
\mathbf{A} 3.3V		LVTTL I/O ,	A ₁ (e.g. GPIO)	6 MHz	100 pF	500 nA	No			
		LVTTL output	A2 (e.g. serial I/Os)	40 MHz	50 pF	$6 \mu A$	Series termination recommended			
			A3 (e.g. Trace Outputs, serial I/Os)	75 MHz	50 pF	$6 \mu A$	Series termination recommended (for f > 25 MHz)			
			A4 (e.g. Trace Clock)	150 MHz	25 pF	$6 \mu A$	Series termination recommended			
B	$2.375 -$ $3.6V^{2}$	LVTTL I/O	B1 (e.g. External Bus Interface)	40 MHz	50 pF	$6 \mu A$	No			
			B2 (e.g. Bus Clock)	75 MHz	35 pF		Series termination recommended (for f > 25 MHz)			
\mathbf{C}	3.3V	LVDS		50 MHz			Parallel termination 3 , 100 Ω ± 10%			
D		Analog inputs, reference voltage inputs								

Table 10 Pad Driver and Pad Classes Overview

1) Values are for T_{Jmax} = 150 °C.

2) AC characteristics for EBU pins are valid for $2.5 \text{ V} \pm 5\%$ and $3.3 \text{ V} \pm 5\%$.

3) In applications where the LVDS pins are not used (disabled), these pins must be either left unconnected, or properly terminated with the differential parallel termination of 100 Ω ± 10%.

4.1.3 Absolute Maximum Ratings

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

During absolute maximum rating overload conditions (V_{IN} > related V_{DD} or V_{IN} < V_{SS}) the voltage on the related V_{DD} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

Parameter	Symbol				Values	Unit	Note /	
			Min.	Typ.	Max.		Test Con dition	
Ambient temperature	$T_{\rm A}$	SR	-40		125	$\rm ^{\circ}C$	Under bias	
Storage temperature	$T_{\rm ST}$	SR	-65	$\overline{}$	150	$\rm ^{\circ}C$		
Junction temperature	$T_{\rm J}$	SR	-40		150	$\rm ^{\circ}C$	Under bias	
Voltage at 1.5 V power supply pins with respect to $V_{\rm SS}^{\, (1)}$	V_{DD}	SR			2.25	\vee		
Voltage at 3.3 V power supply pins with respect to $V_{\rm SS}^2$ ²⁾	V_{DDEBU} V_{DDP}	SR			3.75	\vee		
Voltage on any Class A input pin and dedicated input pins with respect to V_{SS}	V_{IN}	SR	-0.5		$V_{\rm DDP}$ + 0.5 or max. 3.7	\vee	Whatever is lower	
Voltage on any Class B input pin with respect to V_{SS}	V_{IN}	SR	-0.5		$V_{\text{DDEBU}} + 0.5$ or max. 3.7	\vee	Whatever is lower	
Voltage on any Class D analog input pin with respect to V_{AGND}	V_{AIN} $V_{\sf AREFX}$	SR	-0.5		V_{DDM} + 0.5 or max. 3.7	\vee	Whatever is lower	
Voltage on any Class D analog input pin with respect to V_{SSAF}	$V_{\sf AINF}$ $V_{\sf FAREF}$	SR	-0.5		V_{DDMF} + 0.5 or max. 3.7	\vee	Whatever is lower	
CPU & LMB Bus Frequency	f_{CPU}	SR	—		150^{3}	MHz	—	
FPI Bus Frequency	$f_{\rm{SYS}}$	SR			75^{3}	MHz	—	

Table 11 Absolute Maximum Rating Parameters

1) Applicable for V_{DD} , $V_{DDSBRAM}$, V_{DDOSC} , V_{DDPLL} , and V_{DDAF} .

2) Applicable for V_{DDP} , V_{DDEBU} , V_{DDFL3} , V_{DDM} , and V_{DDMF} .

3) The PLL jitter characteristics add to this value according to the application settings. See the PLL jitter parameters.

4.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the TC1796. All parameters specified in the following table refer to these operating conditions, unless otherwise noticed.

The following operating conditions must not be exceeded in order to ensure correct operation of the TC1796. All parameters specified in the following table refer to these operating conditions, unless otherwise noted.

Parameter	Symbol		Values			Unit	Note /
			Min.	Typ.	Max.		Test Condition
Digital supply voltage ¹⁾	V_{DD} $V_{\rm DDOSC}$ ²⁾ SR	SR	1.42		1.58^{3}	\vee	
	V_{DDP} V_{DDOSC3} SR	SR	3.13		3.47^{4}	\vee	For Class A pins $(3.3V \pm 5\%)$
	V_{DDEBU}	SR	2.375	$\overline{}$	3.47^{4}	\vee	For Class B (EBU) pins
	V_{DDFL3}	SR	3.13	$\overline{}$	3.47^{4}	\vee	
	V_{DDSBRAM}	5) SR	1.42		1.58^{3}	V	
Voltage on V_{DDSBRAM} power supply pin to ensure data retention	V_{DR}	SR	1.0			\vee	6)
Digital ground voltage	$V_{\rm SS}$	SR	$\overline{0}$			\vee	
Ambient temperature under bias	$T_{\rm A}$	SR	—	-40	$+125$	\circ C	
Analog supply voltages							See separate specification Page 92, Page 99
CPU clock	f_{CPU}	SR	$-7)$		150^{8}	MHz	
Short circuit current	$I_{\rm SC}$	SR	-5		$+5$	mA	9)
Absolute sum of short circuit currents of a pin group (see Table 13)	$\Sigma I_{\rm SC} $	SR			20	m _A	See note ¹⁰⁾
Inactive device pin current	I_{ID}	SR	-1		$\mathbf 1$	mA	Voltage on all power supply pins $V_{\text{DDx}} = 0$

Table 12 Operating Condition Parameters

TC1796

Electrical Parameters

Table 12 Operating Condition Parameters

1) Digital supply voltages applied to the TC1796 must be static regulated voltages which allow a typical voltage swing of ±5%.

2) V_{DDOSC} and V_{SSOSC} are not bonded externally in the BC and BD steps of TC1796. An option for bonding them in future steps and products is kept open.

- 3) Voltage overshoot up to 1.7 V is permissible at Power-Up and PORST low, provided the pulse duration is less than 100 µs and the cumulated summary of the pulses does not exceed 1 h.
- 4) Voltage overshoot to 4 V is permissible at Power-Up and PORST low, provided the pulse duration is less than 100 μ s and the cumulated summary of the pulses does not exceed 1 h
- 5) The V_{DDSB} must be properly connected and supplied with power. If not, the TC1796 will not operate. In case of a stand-by operation, the core voltage must not float, but must be pulled low, in order to avoid internal crosscurrents.
- 6) This applies only during power down state. During normal SRAM operation regular V_{DD} has to be applied.
- 7) The TC1796 uses a static design, so the minimum operation frequency is 0 MHz. Due to test time restriction no lower frequency boundary is tested, however.
- 8) The PLL jitter characteristics add to this value according to the application settings. See the PLL jitter parameters.
- 9) Applicable for digital outputs.
- 10) See additional document "TC1796 Pin Reliability in Overload" for overload current definitions.

Table 13 Pin Groups for Overload/Short-Circuit Current Sum Parameter

Table 13 Pin Groups for Overload/Short-Circuit Current Sum Parameter

4.2 DC Parameters

4.2.1 Input/Output Pins

Table 14 Input/Output DC-Characteristics (Operating Conditions apply)

Table 14 Input/Output DC-Characteristics (cont'd)(Operating Conditions apply)

1) Not subject to production test, verified by design / characterization.

2) The pads that have spike-filter function in the input path: PORST, HDRST, NMI, do not have hysteresis.

3) Only one of these parameters is tested, the other is verified by design characterization

4) Max. resistance between pin and next power supply pin 25 Ω for strong driver mode (verified by design characterization).

- 5) Function verified by design, value verified by design characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 6) $V_{\text{DDEBU}} = 2.5 \text{ V} \pm 5\%$. For $V_{\text{DDEBU}} = 3.3 \pm 5\%$ see class A2 pads.

4.2.2 Analog to Digital Converters (ADC0/ADC1)

Parameter	Symbol			Values		Unit	Note /
			Min.	Typ.	Max.		Test Condition
Analog supply	V_{DDM}	SR	3.13	3.3	3.47^{1}	\vee	
voltage	V_{DD}	SR	1.42	1.5	1.58^{2}	\vee	Power supply for ADC digital part, internal supply
Analog ground voltage	V_{SSM}	SR	-0.1		0.1	V	
Analog reference voltage 17)	$V_{\sf AREFX}$ SR		$V_{\sf AGNDX}$ $+1V$	V_{DDM}	V_{DDM} + 0.05 1)3)4)	V	
Analog reference ground ¹⁷⁾	$V_{\rm AGNDx}$ SR		V_{SSMx} - 0.05V	$\mathbf 0$	$V_{\sf AREF}$ - 1 _V	V	
Analog input voltage range	$V_{\rm AIN}$	SR	$V_{\sf AGNDx}$		$V_{\sf AREFX}$	\vee	
Analog reference voltage range ⁵⁾¹⁷⁾	$V_{\sf AREFx}$ - $V_{\sf AGNDx}$	SR	$V_{DDM}/2$		$VDDM$ + 0.05	\vee	
$\mathsf{V}_{\mathsf{DDM}}$ supply current	I_{DDM}	SR		2.5	$\overline{4}$	mA rms	For each module ⁶⁾
Power-up calibration time	t_{PUC}	CC			3840	f_{ADC} CLK	
Internal ADC	f_{BC}	CC	$\overline{2}$	—	40	MHz	f_{BC} = $f_{\text{ANA}} \times$ 4
clocks	$f_{\sf ANA}$	CC	0.5	—	10	MHz	$f_{\text{ANA}} = f_{\text{BC}}$ / 4
Total unadjusted	TUE ⁷	CC			±1	LSB	8-bit conversion.
error ⁵					±2	LSB	10-bit conversion
					±4	LSB	12-bit conversion 8)9)
					± 8	LSB	12-bit conversion 10)9)
DNL error ^{11) 5)}	$\mathsf{TUE}_{\mathsf{DNL}}$	CC		±1.5	±3.0	LSB	12-bit conversion 12(9)
INL $error11)5)$	$\mathsf{TUE}_{\mathsf{INL}}$	CC		±1.5	±3.0	LSB	12-bit conversion 12(9)

Table 15 ADC Characteristics (Operating Conditions apply)

1) Voltage overshoot to 4 V are permissible, provided the pulse duration is less than 100 μ s and the cumulated summary of the pulses does not exceed 1 h.

- 2) Voltage overshoot to 1.7 V are permissible, provided the pulse duration is less than 100 μ s and the cumulated summary of the pulses does not exceed 1 h.
- 3) A running conversion may become inexact in case of violating the normal operating conditions (voltage overshoot).
- 4) If the reference voltage V_{AREF} increases or the V_{DDM} decreases, so that V_{AREF} = (V_{DDM} + 0.05V to V_{DDM} + 0.07V), then the accuracy of the ADC decreases by 4LSB12.
- 5) If a reduced reference voltage in a range of $V_{DDM}/2$ to V_{DDM} is used, then the ADC converter errors increase. If the reference voltage is reduced with the factor k (k <1), then TUE, DNL, INL Gain and Offset errors increase with the factor 1/k.

If a reduced reference voltage in a range of 1 V to $V_{DDM}/2$ is used, then there are additional decrease in the ADC speed and accuracy.

- 6) Current peaks of up to 6 mA with a duration of max. 2 ns may occur
- 7) TUE is tested at V_{AREF} = 3.3 V, V_{AGND} = 0 V and V_{DDM} = 3.3 V

- 8) ADC module capability.
- 9) Not subject to production test, verified by design / characterization.
- 10) Value under typical application conditions due to integration (switching noise, etc.).
- 11) The sum of DNL/INL/Gain/Offset errors does not exceed the related TUE total unadjusted error.
- 12) For 10-bit conversions the DNL/INL/Gain/Offset error values must be multiplied with factor 0.25. For 8-bit conversions the DNL/INL/Gain/Offset error values must be multiplied with 0.0625.
- 13) The leakage current definition is a continuous function, as shown in **[Figure](#page-97-0) 24**. The numerical values defined determine the characteristic points of the given continuous linear approximation - they do not define step function.
- 14) Only one of these parameters is tested, the other is verified by design characterization.
- 15) $I_{\text{AREF MAX}}$ is valid for the minimum specified conversion time. The current flowing during an ADC conversion with a duration of up to t_c = 25µs can be calculated with the formula I_{AREF_MAX} = Q_{CONV}/t_c . Every conversion needs a total charge of Q_{CONV} = 150pC from V_{AREF} .

All ADC conversions with a duration longer than $t_C = 25\mu s$ consume an $I_{AREF MAX} = 6\mu A$.

- 16) For the definition of the parameters see also **[Figure](#page-96-0) 23**.
- 17) Applies to AIN0 and AIN1, when used as auxiliary reference inputs.
- 18) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this smaller capacitances are successively switched to the reference voltage.
- 19) The sampling capacity of the conversion C-Network is pre-charged to $V_{AREF}/2$ before the sampling moment. Because of the parasitic elements the voltage measured at AINx is lower then $V_{\text{AREF}}/2$, typically 0.85V.

Figure 22 ADC0/ADC1 Clock Circuit

Figure 23 ADC0/ADC1 Input Circuits

Figure 24 ADC0/ADC1Analog Inputs Leakage

4.2.3 Fast Analog to Digital Converter (FADC)

Parameter	Symbol			Values		Unit	Note / Test Condition
			Min.	Typ.	Max.		
DNL error	E_{DNL}	CC			±1	LSB	10)
INL error	$E_{\sf INL}$	CC			±4	LSB	10)
Gradient error ¹⁾¹⁰⁾	$E_{\rm GRAD}$	CС			±3	$\%$	With calibration, gain 1, 2^{2}
	E_{GRAD}	CC			±5	$\%$	Without calibration gain 1, 2, 4
	E_{GRAD}	CC			±6	$\%$	Without calibration gain 8
Offset error ¹⁰⁾	$E_{\rm OFF}{}^{3)}$			-	$\pm 20^{4}$	mV	With calibration ²⁾
		CC			$\pm 60^{4}$	mV	Without calibration
Reference error of internal $V_{\text{FAREF}}/2$	E_{REF}	CС			±60	mV	-
Analog supply	V_{DDMF} SR		3.13	—	3.47^{5}	\vee	—
voltages	V_{DDAF}	SR	1.42	$\overline{}$	1.58^{6}	V	
Analog ground voltage	$V_{\texttt{SSAF}}$	SR	-0.1		0.1	V	
Analog reference voltage	$V_{\texttt{FAREF}}$	SR	3.13		$3.47^{5}}^{7}$	V	Nominal 3.3 V
Analog reference ground	$V_{\sf FAGND}$	SR	$V_{\sf SSAF}$ - 0.05V		V_{SSAF} $+0.05V$	V	
Analog input voltage range	$V_{\sf AINF}$	SR	$V_{\sf FAGND}$		V_{DDMF}	V	
Analog supply	I_{DDMF}	SR			9	mA	
currents	I_{DDAF}	SR			17	mA	8)
Input current at each $V_{\texttt{FAREF}}$	I_{FAREF}	CC			150	μA rms	Independent of conversion
Input leakage current at V_{FAREF} ⁹⁾	I_{FOZ2}	CC			±500	nA	$0 V < V_{IN} < V_{DDMF}$
Input leakage current at $V_{\rm FAGND}$	I_{FOZ3}	CC			±8	μA	$0 V < V_{IN} < V_{DDMF}$

Table 17 FADC Characteristics (Operating Conditions apply)

1) Calibration of the gain is possible for the gain of 1 and 2, and not possible for the gain of 4 and 8.

2) Calibration should be performed at each power-up. In case of continuous operation, calibration should be performed minimum once per week.

- 3) The offset error voltage drifts over the whole temperature range maximum ±3 LSB.
- 4) Applies when the gain of the channel equals one. For the other gain settings, the offset error increases; it must be multiplied with the applied gain.
- 5) Voltage overshoot to 4 V are permissible, provided the pulse duration is less than 100 μ s and the cumulated summary of the pulses does not exceed 1 h.
- 6) Voltage overshoot to 1.7 V are permissible, provided the pulse duration is less than 100 μ s and the cumulated sum of the pulses does not exceed 1 h.
- 7) A running conversion may become inexact in case of violating the normal operating conditions (voltage overshoots).
- 8) Current peaks of up to 40 mA with a duration of max. 2 ns may occur
- 9) This value applies in power-down mode.

10) Not subject to production test, verified by design / characterization.

The calibration procedure should run after each power-up, when all power supply voltages and the reference voltage have stabilized. The offset calibration must run first, followed by the gain calibration.

Figure 25 FADC Input Circuits

4.2.4 Oscillator Pins

1) If the XTAL1 pin is driven by a crystal, reaching a minimum amplitude (peak-to-peak) of $0.3 \times V_{DDOSC3}$ is necessary.

Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

4.2.5 Temperature Sensor

Table 19 Temperature Sensor Characteristics (Operating Conditions apply)

???

Electrical Parameters

4.2.6 Power Supply Current

Table 21 Power Supply Currents (Operating Conditions apply)

1) Infineon Power Loop: CPU and PCP running, all peripherals active. The power consumption of each custom application will most probably be lower than this value, but must be evaluated separately.

2) The I_{DD} decreases for typically 120 mA if the f_{CPU} is decreased for 50 MHz, at constant T_J = 150C, for the Infineon Max Power Loop.

The dependency in this range is, at constant junction temperature, linear.

- 3) V_{DDOSC} and V_{SSOSC} are not bonded externally in the BC and BD steps of TC1796. An option for bonding them in future steps and products is kept open.
- 4) In case the LVDS pads are disabled, the power consumption pro pair is negligible (less than 1μ A).
- 5) For the calculation of junction to ambient thermal resistance $R_{\text{T,IA}}$, see **[Page](#page-129-0) 130**.

4.3 AC Parameters

All AC parameters are defined with the temperature compensation disabled. That means, keeping the pads constantly at maximum strength.

4.3.1 Testing Waveforms

Figure 26 Rise/Fall Time Parameters

Figure 27 Testing Waveform, Output Delay

Figure 28 Testing Waveform, Output High Impedance

4.3.2 Output Rise/Fall Times

Table 22 Output Rise/Fall Times (Operating Conditions apply)

Class A4 Pads

Class C Pads

1) Not all parameters are subject to production test, but verified by design/characterization and test correlation.

2) Parameter test correlation for $V_{\text{DDEBU}} = 2.5 \text{ V} \pm 5\%$

4.3.3 Power Sequencing

There is a restriction for the power sequencing of the 3.3 V domain including V_{DDEBU} as shown in **[Figure](#page-106-0) 29**: it must always be higher than 1.5 V domain - 0.5 V. The grey area shows the valid range for $V_{3.3V}$ and V_{DDEBU} relative to an exemplary 1.5 V ramp. V_{DDP} , V_{DDOSC3} , V_{DDFL3} , V_{DDM} , V_{DDMF} belong to the 3.3 V power supply domain, that is referenced in **[Figure](#page-106-0) 29** as $V_{3,3}$. The V_{DDM} and V_{DDMF} sub domains are connected with anti parallel ESD protection diodes in TC1796 design steps BC and BD. The V_{DDM} , V_{DDME} , V_{DDP} , V_{DDOSC3} sub domains are connected with anti parallel ESD protection diodes in TC1796 design step BE.

 V_{DD} , V_{DDOSC} and V_{DDAF} belong to the 1.5 V power supply domain, referenced as $V_{1.5}$. V_{DDEBU} belongs to its own 2.5V to 3.3V domain.

Figure 29 V_{DDP} / V_{DDEBU} / V_{DD} Power Up Sequence

All ground pins V_{SS} must be externally connected to one single star point in the system. The difference voltage between the ground pins must not exceed 200 mV.

The PORST signal must be activated at latest before any power supply voltage falls below the levels shown on the figure below. In this case, only the memory row of a Flash memory that was a target of a write at the moment of the power loss will contain unreliable content. Additionally, the PORST signal should be activated as soon as possible. The sooner the PORST signal is activated, the less time the system operates outside of the normal operating power supply range.

Figure 30 Power Down / Power Loss Sequence

4.3.4 Power, Pad and Reset Timing

Table 23 Power, Pad and Reset Timing Parameters

- 1) This parameter is valid under assumption that PORST signal is constantly at low level during the powerup/power-down of the V_{DDP} .
- 2) t_{OSCS} is defined from the moment when V_{DDOSC3} = 3.13V until the oscillations reach an amplitude at XTAL1 of 0,3^{*}*V*_{DDOSC3}. This parameter is verified by device characterization. The external oscillator circuitry must be optimized by the customer and checked for negative resistance as recommended and specified by crystal suppliers.
- 3) Any HDRST activation is internally prolonged to 1024 FPI bus clock (f_{SVS}) cycles.
- 4) Applicable for input pins TESTMODE, TRST, BRKIN, and TXD1A with noise suppression filter of PORST switched-on (BYPASS = 0).
- 5) The setup/hold values are applicable for Port 0 and Port 10 input pins with noise suppression filter of HDRST switched-on (BYPASS = 0), independently whether HDRST is used as input or output.
- 6) $f_{\text{SYS}} = f_{\text{CPU}}/2$
- 7) Not subject to production test, verified by design / characterization.
- 8) This parameter includes the delay of the analog spike filter in the **PORST** pad.
- 9) The duration of the boot-time is defined between the rising edge of the PORST and the moment when the first user instruction has entered the CPU and its processing starts.
- 10) The duration of the boot time is defined between the following events:

1. Hardware reset: the falling edge of a short HDRST pulse and the moment when the first user instruction has entered the CPU and its processing starts, if the HDRST pulse is shorter than 1024 $\times T_{\rm sys}$.

If the HDRST pulse is longer than 1024 $\times T_{\text{SYS}}$, only the time beyond the 1024 $\times T_{\text{SYS}}$ should be added to the boot time (HDRST falling edge to first user instruction).

2. Software reset: the moment of starting the software reset and the moment when the first user instruction has entered the CPU and its processing starts

Figure 31 Power, Pad and Reset Timing

4.3.5 Phase Locked Loop (PLL)

Note: All PLL characteristics defined on this and the next page are verified by design characterization.

Parameter	Symbol	Values			Unit	Note /
		Min.	Typ.	Max.		Test Con dition
Accumulated jitter	$D_{\rm P}$	See Figure 3 $\overline{\mathbf{2}}$				
VCO frequency range	$f_{\rm VCO}$	400		500	MHz	
		600		700	MHz	
		500		600	MHz	
PLL base frequency ¹⁾	f_{PLLBASE}	140		320	MHz	
		150		400	MHz	
		200		480	MHz	
PLL lock-in time	t_{L}			200	μ S	

Table 24 PLL Parameters (Operating Conditions apply)

1) The CPU base frequency which is selected after reset is calculated by dividing the limit values by 16 (this is the K factor after reset).

Phase Locked Loop Operation

When PLL operation is enabled and configured, the PLL clock f_{VCO} (and with it the CPU clock f_{CPI}) is constantly adjusted to the selected frequency. The relation between f_{VCO} and f_{SYS} is defined by: f_{VCO} = K $\times f_{\text{CPU}}$. The PLL causes a jitter of f_{CPU} and affects the clock outputs BFCLKO, TRCLK, and SYSCLK (P1.12) which are derived from the PLL clock f_{VCO} .

There will be defined two formulas that define the (absolute) approximate maximum value of jitter $D_{\rm P}$ in ns dependent on the K-factor, the CPU clock frequency $f_{\rm CPU}$ in MHz, and the number P of consecutive f_{CPU} clock periods.

$$
P \times K < 385 \qquad Dp[ns] = \frac{7000 \times P}{fcpu^{2}[MHz] \times K} + 0,535 \tag{1}
$$

$$
P \times K \ge 385 \qquad Dp[ns] = \frac{2700000}{fcpu^{2}[MHz] \times K^{2}} + 0,535
$$
 (2)

Note: The frequency of system clock f_{SYS} can be selected to be either f_{CPU} or $f_{CPU}/2$.

With rising number P of clock cycles the maximum jitter increases linearly up to a value of *P* that is defined by the K-factor of the PLL. Beyond this value of *P* the maximum accumulated jitter remains at a constant value. Further, a lower CPU clock frequency f_{CPI} results in a higher absolute maximum jitter value.

[Figure](#page-112-0) 32 gives the jitter curves for several K/f_{CPI} combinations.

Figure 32 Approximated Maximum Accumulated PLL Jitter for Typical CPU Clock Frequencies *f***CPU (overview)**

Figure 33 Approximated Maximum Accumulated PLL Jitter for Typical CPU Clock Frequencies f_{CPU} **(detail)**

- *Note: The specified PLL jitter values are valid if the capacitive load at the External Bus Unit (EBU) is limited to* $C₁=20pF$ *.*
- *Note: The maximum peak-to-peak noise on the Core Supply Voltage (measured between* V_{DD} *at pin E23 and* V_{SS} *at pin D23, or adjacent supply pairs) is limited to a* peak-to-peak voltage of V_{PP} = 30mV. This condition can be achieved by *appropriate blocking of the Core Supply Voltage as near as possible to the supply pins and using PCB supply and ground planes.=20pF.*

4.3.6 BFCLKO Output Clock Timing

 V_{SS} = 0 V; V_{DD} = 1.5 V ± 5%; V_{DDEBU} = 2.5 V ± 5% and 3.3 V ± 5%; T_A = -40 °C to +125 °C; C_1 = 35 pF

1) Not subject to production test, verified by design/characterization.

- 2) The PLL jitter characteristics add to this value according to the application settings. See the PLL jitter parameters.
- 3) The PLL jitter is not included in this parameter. If the BFCLKO frequency is equal to *f*_{CPU}, the K-divider setting determines the duty cycle.
- 4) The division ratio between LMB and BFCLKO frequency is set by EBU_BFCON.EXTCLOCK.
- 5) Due to asymmetry of the delays and slopes of the rising and falling edge of the pad. The influence of the PLL jitter is included in this parameter. This parameter should be applied taking the typical value of the duty cycle in the account, not the minimum or maximum value.

Figure 34 BFCLKO Output Clock Timing

BFCLK Timing and PLL Jitter

The BFCLK timing is important for calculating the timing of an external flash memory. In principle BFCLK timing can be derived from the PLL jitter formulas. In case of only EBU synchronous read access to the flash device the worst case jitter is partially lower.

For one BFCLK with a cycle time of 13,33 ns the maximum jitter is t_{JPP} = $|+/620$ ps $|$ For two BFCLKs with an accumulated cycle time of 26,66 ns the maximum jitter is $t_{\text{JPACC}} = |+/660 \text{ ps}|$

4.3.7 Debug Trace Timing

 V_{SS} = 0 V; V_{DDP} = 3.13 to 3.47 V (Class A); T_A = -40 °C to +125 °C; C_1 (TRCLK) = 25 pF; C_1 (TR[15:0]) = 50 pF;

Table 26 Debug Trace Timing Parameter1)

1) Not subject to production test, verified by design/characterization.

Figure 35 Debug Trace Timing

4.3.8 JTAG Interface Timing

Operating Conditions apply, CL = 50 pF

Table 27 TCK Clock Timing Parameter

1) f_{TCK} should be lower or equal to f_{SYS} .

Figure 36 TCK Clock Timing

Table 28 JTAG Timing Parameters¹⁾

1) f_{TCK} should be lower or equal to f_{SYS} .

2) The falling edge on TCK is used to capture the TDO timing.

Figure 37 JTAG Timing

Note: The JTAG module is fully compliant with IEEE1149.1-2000 with JTAG clock at 20 MHz. The JTAG clock at 40MHz is possible with the modified timing diagram shown in [Figure](#page-118-1) 37.

4.3.9 EBU Demultiplexed Timing

 V_{SS} = 0 V; V_{DD} = 1.5 V ± 5%; V_{DDEBU} = 2.5 V ± 5% and 3.3 V ± 5%, Class B pins; $T_A = -40$ °C to +125 °C; $C_1 = 35$ pF;

1) Not subject to production test, verified by design/characterization.

2) Valid for BFCON.EXTCLOCK = 00_B .

4.3.9.1 Demultiplexed Read Timing

Figure 38 EBU Demultiplexed Read Timing

4.3.9.2 Demultiplexed Write Timing

4.3.10 EBU Burst Mode Read Timing

 V_{SS} = 0 V; V_{DD} = 1.5 V ± 5%; V_{DDEBU} = 2.5 V ± 5% and 3.3 V ± 5%, Class B pins; T_A = -40 °C to +125 °C; C_1 = 35 pF;

1) Not subject to production test, verified by design/characterization.

2) This parameter is valid for BFCON.EBSE0 = 1 (or BFCON.EBSE1 = 1). Note that t_{22} is increased by: 1/2 of the LMB bus clock period $T_{\text{CPU}} = 1/f_{\text{CPU}}$ when BFCON.EBSE0 = 0 (or BFCON.EBSE1 = 0).

Figure 40 EBU Burst Mode Read Timing

4.3.11 EBU Arbitration Signal Timing

 V_{SS} = 0 V; V_{DD} = 1.5 V ± 5%; V_{DDEBU} = 2.5 V ± 5% and 3.3 V ± 5%, Class B pins; $T_A = -40$ °C to +125 °C; $C_1 = 35$ pF;

1) Not subject to production test, verified by design/characterization.

Figure 41 EBU Arbitration Signal Timing

4.3.12 Peripheral Timings

Note: Peripheral timing parameters are not subject to production test. They are verified by design/characterization.

4.3.12.1 Micro Link Interface (MLI) Timing

1) TCLK signal rise/fall times are the same as the A2 Pads rise/fall times.

2) TCLK high and low times can be minimum $1 \times T_{MLL}$

3) When f_{SYS} = 75 MHz, t_{30} = 26,67ns

Figure 42 MLI Interface Timing

Note: The generation of RREADYx is in the input clock domain of the receiver. The reception of TREADYx is asynchronous to TCLKx.

4.3.12.2 Micro Second Channel (MSC) Interface Timing

1) FCLP signal rise/fall times are the same as the A2 Pads rise/fall times.

2) FCLP signal high and low can be minimum $1 \times T_{\text{MSC}}$.

3) $T_{\text{MSCmin}} = T_{\text{SYS}} = 1/f_{\text{SYS}}$. When $f_{\text{SYS}} = 75$ MHz, $t_{40} = 26,67$ ns

Figure 43 MSC Interface Timing

Note: The data at SOP should be sampled with the falling edge of FCLP in the target device.

4.3.12.3 Synchronous Serial Channel (SSC) Master Mode Timing

1) SCLK signal rise/fall times are the same as the A2 Pads rise/fall times.

2) SCLK signal high and low times can be minimum $1 \times T_{\text{SSC}}$.

3) $T_{\text{SSCmin}} = T_{\text{SYS}} = 1/f_{\text{SYS}}$. When $f_{\text{SYS}} = 75$ MHz, $t_{50} = 26,67$ ns

Figure 44 SSC Master Mode Timing

5 Package and Reliability

5.1 Package Parameters (P/PG-BGA-416-4)

Table 35 Thermal Characteristics of the Package

1) The top and bottom thermal resistances between the case and the ambient (R_{TCAT} , R_{TCAB}) are to be combined with the thermal resistances between the junction and the case given above (R_{TJCT} , R_{TJCB}), in order to calculate the total thermal resistance between the junction and the ambient (R_{TJA}) . The thermal resistances between the case and the ambient (R_{TCAT}, R_{TCAB}) depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation: $T_J = T_A + R_{TJA} \times P_D$, where the R_{TJA} is the total thermal resistance between the junction and the ambient. This total junction ambient resistance $R_{T,\text{IA}}$ can be obtained from the upper four partial thermal resistances.

5.2 Package Outline

Figure 45 P/PG-BGA-416-4, Plastic Low Profile Pitch Ball Grid Array

You can find our packages, sorts of packing and others in our Infineon Internet Web Site.

5.3 Flash Memory Parameters

The data retention time of the TC1796's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

Table 36 Flash Parameters

1) Storage and inactive time included.

2) At average weighted junction temperature $T_{\rm i}$ = 100°C, or the retention time at average weighted temperature of $T_{\rm i}$ = 110°C is minimum 10 years, or the retention time at average weighted temperature of $T_{\rm j}$ = 150°C is minimum 0.7 years.

3) In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes additional 5 ms.

5.4 Quality Declarations

Table 37 Quality Parameters

1) This lifetime refers only to the time when the device is powered on.

2) One example of a detailed temperature profile is: 2000 hours at $T_{\rm j}$ = 150°C 16000 hours at $T_{\rm j}$ = 125°C

6000 hours at $T_j = 110^{\circ}$ C

This example is equivalent to the operation lifetime and average temperatures given in the table.

www.infineon.com

Published by Infineon Technologies AG

单击下面可查看定价,库存,交付和生命周期等信息

[>>Infineon\(英飞凌\)](https://www.oneyac.com/brand/990.html)