

# **TLE94003EP**





#### **Features**

- Three half bridge power outputs
- Very low power consumption in sleep mode
- 3.3V / 5V compatible inputs with hysteresis
- · All outputs with overload and short circuit protection
- Direct interface for control and diagnosis
- Overtemperature protection
- Over- and Undervoltage lockout
- Cross-current protection

## **Potential applications**

- HVAC Flap DC motors
- · Monostable and bistable relays
- Side mirror x-y adjustment

#### **Product validation**


Qualified for Automotive Applications. Product Validation according to AEC-Q100

# **Description**

The TLE94003EP is a protected triple half-bridge driver designed especially for automotive motion control applications such as side mirror x-y adjustment. It is part of a larger family offering half-bridge drivers from three outputs to twelve outputs with direct interface or SPI interface.

The half bridge drivers are designed to drive DC motor loads in sequential or parallel operation. Operation modes forward (cw), reverse (ccw), brake and high impedance are controlled from a direct interface. It offers diagnosis features such as short circuit, power supply failure and overtemperature detection. In combination with its low quiescent current, this device is attractive among others for automotive applications. The small fine pitch exposed pad package, PG-TSDSO-14, provides good thermal performance and reduces PCB-board space and costs.

Туре	Package	Marking
TLE94003EP	PG-TSDSO-14	TLE94003



# **TLE94003EP**



## Table 1 Product Summary

Operating Voltage	$V_{S}$	5.5 20 V
Logic Supply Voltage	$V_{DD}$	3.0 5.5 V
Maximum Supply Voltage for Load Dump Protection	$V_{S(LD)}$	40 V
Minimum Overcurrent Threshold	I <sub>SD</sub>	0.9 A
Maximum On-State Path Resistance at $T_j = 150$ °C	R <sub>DSON(total)_HSx+LSy</sub>	1.8 + 1.8 Ω
Typical Quiescent Current at T <sub>i</sub> = 85°C	I <sub>so</sub>	0.1 μΑ



# **Table of Contents**

<b>1</b> 1.1 1.2	Pin Configuration	. 4
<b>2</b> 2.1	Block Diagram	
3.1 3.2 3.3 3.4	General Product Characteristics  Absolute Maximum Ratings  Functional Range  Thermal Resistance  Electrical Characteristics	. 8 10 11
4	Characterization results	15
5 5.1 5.2 5.2.1 5.2.2 5.3 5.4	General Description Power Supply Operation modes Normal mode Sleep mode Reset Behaviour Reverse Polarity Protection	20 20 20 20 20
6	Half-Bridge Outputs	
6.1 6.2 6.3 6.3.1	Output Stages Diagnosis Monitoring Protection Short Circuit of Output to Supply or Ground	25 25 25
6.3.2 6.3.3 6.3.4	Cross-current protection Temperature monitoring and shutdown VS Undervoltage Behaviour	26 28 30
6.3.5 6.3.6	VS Overvoltage Behaviour      VDD Undervoltage	
<b>7</b> 7.1 7.2	Application Information	<b>32</b>
8	Package Outlines	36
9	Revision History	37



#### **Pin Configuration**

#### **Pin Configuration** 1

#### **Pin Assignment** 1.1




Figure 1 Pin Configuration TLE94003EP with direct interface

#### **Pin Definitions and Functions** 1.2

Symbol	Function			
IN1	Direct input control for power half-bridge 1			
IN2 Direct input control for power half-bridge 2				
IN3	Direct input control for power half-bridge 3			
TEST	Test input. This pin can be left open or be terminated to ground			
VS Main supply voltage for power half bridges.				
OUT 3	Power half-bridge 3			
OUT 1	Power half-bridge 1			
GND	Ground			
OUT 2	Power half-bridge 2			
N.U.	Not used. This pin should either be left open or terminated to ground.			
EN1	Enable input for Half-bridges 1/2 with internal pull-down			
EN2	Enable input for Half-bridge 3 with internal pull-down			
EF	Error Flag			
VDD	Logic supply voltage			
-	Exposed Die Pad; For cooling and EMC purposes only - not usable as electrical ground. Electrical ground must be provided by pins 8. 1)			
	IN1 IN2 IN3 TEST VS OUT 3 OUT 1 GND OUT 2 N.U. EN1 EN2 EF			

<sup>1)</sup> The exposed die pad at the bottom of the package allows better heat dissipation from the device via the PCB. The exposed pad (EP) must be either left open or connected to GND. It is recommended to connect EP to GND for best EMC and thermal performance.

#### **TLE94003EP**



## **Pin Configuration**

Note:

Not used (N.U.) pins and unused outputs are recommended to be left unconnected (open) on the application board. If N.U. pins or unused output pins are routed to an external connector which leaves the PCB, then these outputs should have provision for a zero ohm jumper (depopulated if unused) or ESD protection. In other words, they should be treated like used pins.



## **Block Diagram**

# 2 Block Diagram




Figure 2 Block Diagram TLE94003EP (Direct Interface)



#### **Block Diagram**

# 2.1 Voltage and current definition

Figure 3 shows terms used in this datasheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition



#### **General Product Characteristics** 3

#### 3.1 **Absolute Maximum Ratings**

Absolute Maximum Ratings<sup>1)</sup> $T_i = -40$ °C to +150°C Table 2

Parameter	Symbol		Value	s	Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>		
Voltages	1		<b>"</b>	11.	· ·			
Supply voltage	$V_{S}$	-0.3	-	40	V		P_4.1.1	
Supply Voltage Slew Rate	dV <sub>s</sub> /dt	_	-	10	V/µs	V <sub>S</sub> increasing and decreasing <sup>1)</sup>	P_4.2.2	
Power half-bridge output voltage	V <sub>out</sub>	-0.3	-	40	V	$0 \text{ V} < V_{\text{OUT}} < V_{\text{S}}^{2)}$	P_4.1.2	
Logic supply voltage	$V_{DD}$	-0.3	_	5.5	V	$0 \text{ V} < V_{\text{S}} < 40 \text{ V}$	P_4.1.3	
Logic input voltages (EN1, EN2, IN1, IN2, IN3)	$V_{\rm ENn}, V_{\rm INn}$	-0.3	-	VDD	V	$0 \text{ V} < V_{\text{S}} < 40 \text{ V}$ $0 \text{ V} < V_{\text{DD}} < 5.5 \text{V}$	P_4.1.16	
Logic output voltage (EF)	V <sub>EF</sub>	-0.3	-	VDD	V	$0 \text{ V} < V_{\text{S}} < 40 \text{ V}$ $0 \text{ V} < V_{\text{DD}} < 5.5 \text{V}$	P_4.1.17	
Currents								
Continuous Supply Current for V <sub>S</sub>	Is	0	-	1.5	Α	-	P_4.1.20	
Current per GND pin	$I_{GND}$	0	-	2.0	Α	_	P_4.1.14	
Output Currents	I <sub>OUT</sub>	-2.0	-	2.0	Α	_	P_4.1.15	
Temperatures								
Junction temperature	T <sub>j</sub>	-40	-	150	°C	_	P_4.1.8	
Storage temperature	$T_{\rm stg}$	-50	-	150	°C	_	P_4.1.9	
ESD Susceptibility		•						
ESD susceptibility OUTn and VS pins versus GND. All other pins grounded.	V <sub>ESD</sub>	-4	_	4	kV	JEDEC HBM <sup>1)3)</sup>	P_4.1.10	
ESD susceptibility all pins	$V_{ESD}$	-2	-	2	kV	JEDEC HBM <sup>1)3)</sup>	P_4.1.11	
ESD susceptibility all pins	$V_{ESD}$	-500	-	500	٧	CDM <sup>1)4)</sup>	P_4.1.12	
ESD susceptibility corner pins	$V_{ESD}$	-750	_	750	V	CDM <sup>1)4)</sup>	P_4.1.13	

- 1) Not subject to production test, specified by design
- 2) Also applicable to not used (N.U.) pins
- 3) ESD susceptibility, "JEDEC HBM" according to ANSI/ ESDA/ JEDEC JS001 (1.5 kΩ, 100pF)
- 4) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

#### **Notes**

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **TLE94003EP**



#### **General Product Characteristics**

2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



# 3.2 Functional Range

Table 3 Functional Range

Parameter	Symbol	Value	Values		Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>	
Supply voltage range for normal operation	$V_{S(nor)}$	5.5	-	20	V	-	P_4.2.1
Logic supply voltage range for normal operation	$V_{\rm DD}$	3.0	-	5.5	V	-	P_4.2.3
Logic input voltages (EN1, EN2, IN1, IN2, IN3)	$V_{\rm INn}, V_{\rm ENn}$	-0.3	-	5.5	V	-	P_4.2.6
Junction temperature	T <sub>j</sub>	-40	_	150	°C		P_4.2.5

Note:

Within the normal functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



#### 3.3 **Thermal Resistance**

Table 4 Thermal Resistance TLE94003EP

Parameter	Symbol Values			5	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Junction to Case, $T_A = -40$ °C	$R_{\rm thjC\_cold}$	_	16	_	K/W	1)	
Junction to Case, T <sub>A</sub> = 85°C	R <sub>thjC_hot</sub>	_	19	_	K/W	1)	
Junction to ambient, $T_A = -40^{\circ}C$ (1s0p, minimal footprint)	R <sub>thjA_cold_</sub>	_	136	-	K/W	1) 2)	
Junction to ambient, $T_A = 85$ °C (1s0p, minimal footprint)	R <sub>thjA_hot_m</sub>	_	148	-	K/W	1) 2)	
Junction to ambient, $T_A = -40$ °C (1s0p, 300mm2 Cu)	R <sub>thjA_cold_3</sub>	_	79	-	K/W	1) 3)	
Junction to ambient, $T_A = 85^{\circ}C$ (1s0p, 300mm2 Cu)	R <sub>thjA_hot_30</sub>	_	95	-	K/W	1) 3)	
Junction to ambient, $T_A = -40^{\circ}\text{C}$ (1s0p, 600mm2 Cu)	R <sub>thjA_cold_6</sub>	_	77	-	K/W	1) 4)	
Junction to ambient, $T_A = 85^{\circ}C$ (1s0p, 600mm2 Cu)	R <sub>thjA_hot_60</sub>	_	94	-	K/W	1) 4)	
Junction to ambient, $T_A = -40^{\circ}C$ (2s2p)	R <sub>thjA_cold_2</sub>	_	63	-	K/W	1) 5)	
Junction to ambient, $T_A = 85^{\circ}C$ (2s2p)	R <sub>thjA_hot_2s</sub>	_	82	-	K/W	1) 5)	

- 1) Not subject to production test, specified by design.
- 2) Specified  $R_{th,IA}$  value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with minimal footprint copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 3) Specified R<sub>th,IA</sub> value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with additional cooling of 300mm2 copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 4) Specified  $R_{th,IA}$  value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with additional cooling of 600mm2 copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 5) Specified  $R_{\rm thJA}$  value is according to JEDEC JESD51-2, -3 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with two inner copper layers (4 x 35μm Cu). Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.



#### **Electrical Characteristics** 3.4

Table 5 Electrical Characteristics,  $V_S$  = 5.5 V to 20 V,  $V_{DD}$  = 3.0V to 5.5V,  $T_i$  = -40°C to +150°C, EN1= HIGH and EN2= HIGH,  $I_{OUTn}$  = 0 A; Typical values refer to  $V_{DD}$  = 5.0 V,  $V_{S}$  = 13.5 V and  $T_{J}$  = 25 °C unless otherwise specified; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Current Consumption, EN1 = E	N2 = GND						1
Supply Quiescent current	$I_{SQ}$	_	0.1	2	μΑ	-40°C ≤ <i>T</i> <sub>j</sub> ≤ 85°C	P_4.4.1
Logic supply quiescent current	$I_{\mathrm{DD}_{Q}}$	-	0.1	1	μΑ	$-40$ °C ≤ $T_j$ ≤ $85$ °C	P_4.4.2
Total quiescent current	$I_{SQ} + I_{DD_Q}$	_	0.6	3	μΑ	$-40$ °C ≤ $T_j$ ≤ $85$ °C	P_4.4.3
Current Consumption, EN=HIG	Н						
Supply current	I <sub>S_HSON</sub>	_	1.5	3	mA	All high-sides ON <sup>1)2)</sup>	P_4.4.101
Logic supply current	I <sub>DD</sub>	_	0.6	2.5	mA		P_4.4.5
Over- and Undervoltage Locko	ut						
Undervoltage Switch ON voltage threshold	V <sub>UV ON</sub>	4.4	4.90	5.3	V	V <sub>s</sub> increasing	P_4.4.8
Undervoltage Switch OFF voltage threshold	V <sub>UV OFF</sub>	4	4.50	4.9	V	$V_{\rm S}$ decreasing	P_4.4.9
Undervoltage Switch ON/OFF hysteresis	V <sub>UV HY</sub>	_	0.40	-	V	V <sub>UV ON</sub> - V <sub>UV OFF</sub> <sup>2)</sup>	P_4.4.10
Overvoltage Switch OFF voltage threshold	V <sub>OV OFF</sub>	21	23	25	V	V <sub>s</sub> increasing	P_4.4.11
Overvoltage Switch ON voltage threshold	V <sub>OV ON</sub>	20	22	24	V	$V_{\rm S}$ decreasing	P_4.4.12
Overvoltage Switch ON/OFF hysteresis	V <sub>OV HY</sub>	_	1	_	V	V <sub>OV OFF</sub> - V <sub>OV ON</sub> <sup>2)</sup>	P_4.4.13
V <sub>DD</sub> Power-On-Reset	$V_{\rm DDPOR}$	2.40	2.63	2.90	٧	$V_{\rm DD}$ increasing	P_4.4.14
V <sub>DD</sub> Power-Off-Reset	$V_{\rm DD\ POffR}$	2.35	2.57	2.85	V	$V_{\rm DD}$ decreasing	P_4.4.15
V <sub>DD</sub> Power ON/OFF hysteresis	V <sub>DD POR HY</sub>	_	0.06	_	V	$V_{\rm DD\ POR}$ - $V_{\rm DD\ POffR}^{2)}$	P_4.4.98
Static Drain-source ON-Resista	nce (High-Si	de or L	ow-Sid	e)		•	•
High-Side or Low-Side R <sub>DSON</sub> (all outputs)	R <sub>DSON_HB_25C</sub>	_	825	1200	mΩ	$I_{OUT} = \pm 0.5 \text{ A};$ $T_i = 25 \text{ °C}$	P_4.4.16
High-Side or Low-Side R <sub>DSON</sub> (all outputs)	R <sub>DSON_HB_150</sub>	_	1350	1800	mΩ	$I_{OUT} = \pm 0.5 \text{ A};$ $T_i = 150 ^{\circ}\text{C}$	P_4.4.17
Output Protection and Diagno	_	de (HS)	chann	els of h	alf-brid	ge output	1
HS Overcurrent Shutdown Threshold	I <sub>SD_HS</sub>	-1.5	-1.2	-0.9	А	See Figure 7	P_4.4.20
Difference between shutdown and limit current	I <sub>LIM_HS</sub> - I <sub>SD_HS</sub>	-1.2	-0.6	0	А	2)   <i>I</i> <sub>LIM_HS</sub>   ≥   <i>I</i> <sub>SD_HS </sub> See <b>Figure 7</b>	P_4.4.21



Electrical Characteristics,  $V_S$  = 5.5 V to 20 V,  $V_{DD}$  = 3.0V to 5.5V,  $T_j$  = -40°C to +150°C, EN1= HIGH and EN2= HIGH,  $I_{OUTn}$ = 0 A; Typical values refer to  $V_{DD}$  = 5.0 V,  $V_S$  = 13.5 V and  $T_J$  = 25 °C unless Table 5 otherwise specified; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) (cont'd)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Overcurrent Shutdown filter time	t <sub>dSD_HS</sub>	15	19	23	μs	2)	P_4.4.22
Output Protection and Diagno	sis of low-s	ide (LS)	channe	ls of ha	lf-bridg	e output	•
LS Overcurrent Shutdown Threshold	I <sub>SD_LS</sub>	0.9	1.2	1.5	A	See Figure 8	P_4.4.27
Difference between shutdown and limit current	I <sub>LIM_LS</sub> - I <sub>SD_LS</sub>	0	0.6	1.2	A	2) I <sub>LIM_LS</sub> ≥ I <sub>SD_LS</sub> Figure 8	P_4.4.28
Overcurrent Shutdown filter time	t <sub>dSD_LS</sub>	15	19	23	μs	2)	P_4.4.29
Outputs OUT(1n) leakage cu	irrent					,	1
HS leakage current in off state	I <sub>QLHn_NOR</sub>	-2	-0.5	-	μΑ	V <sub>OUTn</sub> = 0V; OUT1/2: EN1=GND, EN2=High; OUT3: EN1=High,EN2=GN D	P_4.4.32
HS leakage current in off state	I <sub>QLHn_SLE</sub>	-2	-0.5	-	μΑ	V <sub>OUTn</sub> = 0V; EN1 = EN2 =GND	P_4.4.33
LS Leakage current in off state	$I_{\mathrm{QLLn\_NOR}}$	-	0.5	2	μΑ	V <sub>OUTn</sub> = V <sub>S</sub> ; OUT1/2: EN1=GND, EN2=High; OUT3: EN1=High,EN2=GN D	P_4.4.34
LS Leakage current in off state	I <sub>QLLn_SLE</sub>	-	0.5	2	μΑ	$V_{\text{OUTn}} = V_{\text{S}}$ ; EN1 = EN2 = GND	P_4.4.35
Output Switching Times. See	igure 9 and	l Figure	10.	•			
Slew rate of high-side and low- side outputs	$d_{VOUT}/dt$	0.1	0.45	0.75	V/µs	Resistive load = $100\Omega$ ; $V_S$ =13.5V <sup>3)</sup>	P_4.4.36
Output delay time high side driver on	t <sub>dONH</sub>	5	20	35	μs	Resistive load = 100Ω to GND	P_4.4.37
Output delay time high side driver off	t <sub>dOFFH</sub>	15	45	75	μs	Resistive load = 100Ω to GND	P_4.4.38
Output delay time low side driver on	$t_{\sf dONL}$	5	20	35	μs	Resistive load = 100Ω to VS	P_4.4.39
Output delay time low side driver off	$t_{dOFFL}$	15	45	75	μs	Resistive load = 100Ω to VS	P_4.4.40
Cross current protection time, high to low	t <sub>DHL</sub>	100	130	160	μs	Resistive load = $100\Omega^{2}$	P_4.4.41
Cross current protection time, low to high	t <sub>DLH</sub>	100	130	160	μs	Resistive load = $100\Omega^{2}$	P_4.4.42



Electrical Characteristics,  $V_{\rm S}$  =5.5 V to 20 V,  $V_{\rm DD}$  = 3.0V to 5.5V,  $T_{\rm j}$  = -40°C to +150°C, EN1= HIGH Table 5 and EN2= HIGH,  $I_{\rm OUTn}$ = 0 A; Typical values refer to  $V_{\rm DD}$  = 5.0 V,  $V_{\rm S}$  = 13.5 V and  $T_{\rm J}$  = 25 °C unless otherwise specified; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) (cont'd)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Input Interface: Logic Inputs E	N1, EN2				-		-
Set up time after sleep mode	$t_{SET\_DI}$	_	-	150	μs	<sup>2)</sup> See <b>Figure 5</b>	P_4.4.49
High-input voltage	V <sub>ENH</sub>	0.7 * V <sub>DD</sub>	_	$V_{DD}$	V	-	P_4.4.43
Low-input voltage	V <sub>ENL</sub>	0	_	0.3 * V <sub>DD</sub>	V	-	P_4.4.44
Hysteresis of input voltage	V <sub>ENHY</sub>	_	500	_	mV	2)	P_4.4.45
Pull down resistor	R <sub>PD_EN</sub>	20	40	70	kΩ	$V_{\rm EN} = 0.2 \times V_{\rm DD}$	P_4.4.46
EF reset time	t <sub>EF_RESET</sub>	250	_	-	ns	$t_{\rm EF\_RESET}$ 2) Set ENx to Low for	P_4.4.121
Input Interface: Logic Inputs I	N1, IN2, IN3	3					
High input voltage threshold	V <sub>INnH</sub>	0.7 * V <sub>DD</sub>	_	$V_{\rm DD}$	V	-	P_4.4.90
Low input voltage threshold	V <sub>INnL</sub>	0	_	0.3 * V <sub>DD</sub>	V	-	P_4.4.91
Hysteresis of input voltage	$V_{\rm INnHY}$	_	500	-	mV	2)	P_4.4.92
Pull-down resistor	$R_{PD}$	20	40	70	kΩ	_	P_4.4.94
Output Interface: Logic Output	t EF	•				•	•
High output voltage level	V <sub>EFH</sub>	V <sub>DD</sub> - 0.4	V <sub>DD</sub> - 0.2	$V_{\rm DD}$	V	I <sub>EFH</sub> = -1.6 mA	P_4.4.88
Low output voltage level	$V_{EFL}$	0	0.2	0.4	V	I <sub>EFL</sub> = 1.6 mA	P_4.4.95
Leakage current	I <sub>EFLK</sub>	-1	_	1	μΑ	0V < V <sub>EF</sub> < 5.5V	P_4.4.96
Thermal Shutdown	<u>'</u>					'	
Thermal shutdown junction temperature	$T_{jSD}$	160	175	190	°C	See <b>Figure 11</b> <sup>2)</sup>	P_4.4.81
Thermal comparator hysteresis	$T_{\rm jHYS}$	_	4	-	°C	2)	P_4.4.82
	, ,			-		1	

<sup>1)</sup>  $I_{S \text{ HSON}}$  does not include the load current

<sup>2)</sup> Not subject to production test, specified by design

<sup>3)</sup> Measured for 20% - 80% of  $V_{\rm S}$ .




#### **Characterization results** 4


Performed on 5 devices, over operating temperature and nominal/extended supply range.

#### **Typical performance characteristics**


## **Supply quiescent current**




## **Supply current**



#### Logic supply quiescent current




#### Logic supply current




# **(infineon**

#### **Characterization results**


#### **HS static Drain-source ON-resistance**




# LS static Drain-source ON-resistance



# HS static drain-source ON-resistance VS = 13.5V and VDD = 5V




# LS static drain-source ON-resistance VS = 13.5V and VDD = 5V







### Slew rate ON of high-side outputs




#### Slew rate ON of low-side outputs



#### Slew rate OFF of high-side outputs




#### Slew rate OFF of low-side outputs







#### **HS** overcurrent shutdown threshold




#### LS overcurrent shutdown threshold



#### Undervoltage switch ON voltage threshold




### Undervoltage switch OFF voltage threshold







## Overvoltage switch ON voltage threshold



## Overvoltage switch OFF voltage threshold



#### VDD Power-on-reset and VDD Power-off-reset





#### **General Description**

## 5 General Description

## 5.1 Power Supply

The TLE94003EP has two power supply inputs,  $V_{\rm S}$  and  $V_{\rm DD}$ . The half bridge outputs are supplied by  $V_{\rm S}$ , which is connected to the 12V automotive supply rail.  $V_{\rm DD}$  is used to supply the I/O buffers and internal voltage regulator of the device.

 $V_{\rm S}$  and  $V_{\rm DD}$  supplies are separated so that information stored in the logic block remains intact in the event of voltage drop outs or disturbances on  $V_{\rm S}$ . The system can therefore continue to operate once  $V_{\rm S}$  has recovered, without having to resend commands to the device.

A rising edge on  $V_{\rm DD}$  crossing  $V_{\rm DD\,POR}$  triggers an internal Power-On Reset (POR) to initialize the IC at power-on. All data stored internally is deleted, and the outputs are switched off (high impedance).

An electrolytic and 100nF ceramic capacitors are recommended to be placed as close as possible to the  $V_{\rm S}$  supply pin of the device for improved EMC performance in the high and low frequency band. The electrolytic capacitor must be dimensioned to prevent the VS voltage from exceeding the absolute maximum rating. In addition, decoupling capacitors are recommended on the  $V_{\rm DD}$  supply pin.

### 5.2 Operation modes

#### 5.2.1 Normal mode

The TLE94003EP enters normal mode by setting EN1 or EN2 to High. In normal mode, the charge pump is active and all output transistors can be activated or deactivated according to **Chapter 6.1**.

#### 5.2.2 Sleep mode

The TLE94003EP enters sleep mode by setting the EN1 and EN2 pins to Low. The EN1 and EN2 inputs have an internal pull-down resistor.

In sleep mode, all output transistors are turned off and the logic content is reset. The current consumption is reduced to  $I_{SQ} + I_{DD\_Q}$ .

#### 5.3 Reset Behaviour

The following reset triggers have been implemented in the TLE94003EP:

#### **V**<sub>DD</sub> Undervoltage Reset:

The digital block will be deactivated, the logic contents cleared and the output stages are switched off if  $V_{\rm DD}$  is below the undervoltage threshold,  $V_{\rm DD\ POffR}$ . The digital block is initialized once  $V_{\rm DD}$  voltage levels is above the undervoltage threshold,  $V_{\rm DD\ POR}$ .

#### Reset on EN1/2 pins:

If the EN1/2 pins are pulled Low, the logic content is reset and the device enters sleep mode.

#### 5.4 Reverse Polarity Protection

The TLE94003EP requires an external reverse polarity protection. During reverse polarity, the free-wheeling diodes across the half bridge output will begin to conduct, causing an undesired current flow ( $I_{RB}$ ) from ground potential to battery and excessive power dissipation across the diodes. As such, a reverse polarity protection diode is recommended (see **Figure 4**).



## **General Description**




Figure 4 **Reverse Polarity Protection** 



## 6 Half-Bridge Outputs

The half-bridge outputs of the TLE94003EP are intended to drive motor loads. They consist of a total of three DMOS half-bridges, which can be driven either continuously or in PWM via INx pins. The output stages integrated circuits protect the outputs against overcurrent and overtemperature.

#### 6.1 Output Stages

EN1 and EN2 inputs control the state of the device according to **Table 6**.

- When EN1 = 0 and EN2 = 0, the device enters sleep mode with low power consumption and all outputs are OFF (high impedance).
- When EN1=1, HB1 and HB2 are enabled
- When EN2=1, HB3 is enabled

Table 6 Device states

EN1	EN2	HB1/2	HB 3	Device state
0	0	OFF	OFF	Sleep mode, all outputs are OFF
0	1	OFF	Enabled	Device is in normal mode
1	0	Enabled	OFF	Device is in normal mode
1	1	Enabled	Enabled	Device is in normal mode

Note: After the transition from sleep mode to normal mode, the outputs are OFF for a duration  $t_{SET\_DI}$ . See **Figure 5** 




Figure 5 Output setup time after a transition from standby to normal mode

The control inputs consist of CMOS-compatible schmitt-triggers with hysteresis. There are altogether three control inputs, i.e. IN1, IN2 and IN3 with internal pull-down resistors.

If EN1 = 0, HB1 and HB2 are OFF. If EN1 = 1, HB1 and HB2 are controlled according to Table 7

Table 7 Functional Truth Table for HB1 and HB2

EN1	IN1	IN2	HB1	HB2	Mode
0	X	X	OFF	OFF	HB1 and HB2 are OFF
1	0	0	L	L	Brake Low



Table 7 Functional Truth Table for HB1 and HB2

EN1	IN1	IN2	HB1	HB2	Mode
1	0	1	L	H Motor counter-clockwise	
1	1	0	Н	L	Motor clockwise
1	1	1	Н	Н	Brake High

If EN2 = 0, HB3 is high impedance. If EN2 = 1, the states of HB3 is controlled according to Table 8

Table 8 Functional Truth table for HB3

EN2	IN3	НВЗ
0	Х	OFF
1	0	L
1	1	Н

If two motors are connected in cascaded configuration (see **Figure 6**), the motors and the half-bridges behave according to **Table 9**.




Figure 6 TLE94003EP with two motors in cascaded configuration

Table 9 Functional Truth Table for HB1, HB2 and HB3 controlling two cascaded motors

EN1	EN2	IN1	IN2	IN3	HB1	HB2	НВ3	Motor1	Motor 2
0	0	Χ	Х	Х	OFF	OFF	OFF	OFF	OFF
1	0	0	0	Х	L	L	OFF	Brake Low	OFF
1	0	0	1	Х	L	Н	OFF	Counter-clockwise	OFF
1	0	1	0	Х	Н	L	OFF	Clockwise	OFF
1	0	1	1	Х	Н	Н	OFF	Brake High	OFF
1	1	0	0	0	L	L	L	Brake Low	Brake Low
1	1	0	0	1	L	L	Н	Brake Low	Counter-clockwise
1	1	0	1	0	L	Н	L	Counter-clockwise	Clockwise
1	1	0	1	1	L	Н	Н	Counter-clockwise	Brake High
1	1	1	0	0	Н	L	L	Clockwise	Brake Low

## **TLE94003EP**



## **Half-Bridge Outputs**

#### Table 9 Functional Truth Table for HB1, HB2 and HB3 controlling two cascaded motors

EN1	EN2	IN1	IN2	IN3	HB1	HB2	НВ3	Motor1	Motor 2
1	1	1	0	1	Н	L	Н	Clockwise	Counter-clockwise
1	1	1	1	0	Н	Н	L	Brake High	Clockwise
1	1	1	1	1	Н	Н	Н	Brake High	Brake High



#### 6.2 **Diagnosis Monitoring**

The EF pin (push-pull output) reports the following error conditions:

- Overcurrent (OC)
- Overtemperature (OT)
- VS overvoltage and VS undervoltage

EF reports an overcurrent event on HB1/2 only if EN1 = 1. Likewise, EF reports an overcurrent on HB3 only if EN2 = 1.

After an overcurrent event is detected on HB1/2, EF is latched to 1, until EN1 = 0.Likewise, after an overcurrent event detected on HB3, EF is latched to 1 until EN2 = 0.

EF reports overtemperature or VS overvoltage/undervoltage events if the device is in normal mode (EN1 = 1 or EN2 = 1). The error flag is latched to 1 for these fault conditions until EN1 = 0 and EN2 = 0

Table 10 **Error reporting by EF pin** 

EN1	EN2	Error reported by EF pin
0	0	Not applicable, the device is in sleep mode
1	0	OC on HB1/2, OT, VS under/overvoltage
0	1	OC on HB3, OT, VS under/overvoltage
1	1	OC on HB1/2, OC on HB3, OT, VS under/overvoltage

The table below depicts the EF behaviour:

Table 11 **Error flag behaviour and reset conditions** 

Fault condition	EF	Reset conditions
No fault	0	-
Overcurrent on HB1 or HB2	1 (latched)	Set EN1 pin to 0 for <b>tEF_RESET</b>
Overcurrent on HB3	1 (latched)	Set EN2 pin to 0 for <b>tEF_RESET</b>
VS overvoltage	1 (latched)	$V_{\rm S} < V_{\rm OVON}$ , EN1 = 0 and EN2 = 0 for <b>tEF_RESET</b>
VS undervoltage	1 (latched)	$V_{\rm S} > V_{\rm UVON}$ , EN1 = 0 and EN2 = 0 for <b>tEF_RESET</b>
Overtemperature	1 (latched)	EN1 = 0 and EN2 = 0 for tEF_RESET

#### 6.3 **Protection**

This device has embedded protective functions which are designed to prevent the destruction of the device under fault conditions described in this section. Fault conditions are treated as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### 6.3.1 **Short Circuit of Output to Supply or Ground**

The high-side switches are protected against short circuits to ground whereas the low-side switches are protected against short circuits to supply.

The high-side and low-side switches will enter into an over-current condition if the current within the switch exceeds the overcurrent shutdown detection threshold,  $I_{SD}$ . Upon detection of the  $I_{SD}$  threshold, an



overcurrent shutdown filter,  $t_{dSD}$  is begun. As the current rises beyond the threshold  $I_{SD}$ , it will be limited by the current limit threshold,  $I_{LIM}$ . Upon expiry of the overcurrent shutdown filter time, the affected power switch is latched off (see **Figure 7** and **Figure 8**) and the EF is set to 1 and latched.

The faulty power switch remains deactivated and EF is latched as long as the corresponding ENx =1.

To resume normal functionality of the power switch (in the event the overcurrent condition disappears or to verify if the failure still exists) the microcontroller shall:

- 1. clear the error flag by setting the corresponding ENx to 0 (see Table 11)
- 2. set the corresponding ENx to 1 in order to re-enable the corresponding half-bridges




Figure 7 High-Side Switch - Short Circuit and Overcurrent Protection




Figure 8 Low-Side Switch - Short Circuit and Overcurrent Protection

#### 6.3.2 Cross-current protection

In bridge configurations the high-side and low-side power transistors are ensured never to be simultaneously "ON" to avoid cross currents. This is achieved by integrating delays in the driver stage of the power outputs to create a dead-time between switching off of one power transistor and switching on of the adjacent power transistor within the half-bridge. The dead times,  $t_{\rm DHL}$  and  $t_{\rm DLH}$ , as shown in **Figure 9** case 3 and **Figure 10** case 3, have been specified to ensure that the switching slopes do not overlap with each other. This prevents a cross conduction event.

# infineon

## **Half-Bridge Outputs**




Figure 9 Half bridge outputs switching times - high-side to low-side transition






Figure 10 Half bridge outputs switching times-low-side to high-side transition

## 6.3.3 Temperature monitoring and shutdown

Temperature sensors are integrated in the power stages. The temperature monitoring circuit compares the measured temperature to the shutdown threshold.



If one or more temperature sensors reach the shut-down temperature threshold, **all outputs are latched off**. All outputs remain deactivated as long as EN1 = 1 or EN2 = 1.

To resume normal functionality of the power switch (in the event the overtemperature condition disappears or to verify if the failure still exists) the microcontroller shall:

- 1. clear the error flag by setting EN1 and EN2 to 0 (see **Table 11**)
- 2. set EN1 or EN2 to 1 in order to send the device from sleep mode back to normal mode




Figure 11 Overtemperature Behaviour



#### **VS Undervoltage Behaviour** 6.3.4

If the supply voltage decreases to the undervoltage switch-off threshold,  $V_{\rm UV\,OFF}$ , then all output switches are switched off, and the error flag EF is set to High (error detection). If  $V_{\rm S}$  rises again and reaches the undervoltage switch-on threshold,  $V_{\rm UV\,ON}$ , the power-stages are automatically reactivated according to ENx and INx. Refer to Figure 12




Figure 12 **Undervoltage behaviour** 



#### **VS Overvoltage Behaviour** 6.3.5

If the supply voltage increases beyond the overvoltage switch threshold,  $V_{\text{OV OFF}}$ , then all output switches are switched off and EF is set High, indicating an overvoltage condition. If  $V_{\rm S}$  decreases again and reaches the overvoltage switch-on threshold,  $V_{OV ON}$ , then the power-stages are automatically reactivated according to ENx and INx. Refer to Figure 13.




Figure 13 Overvoltage behaviour

#### 6.3.6 **V<sub>DD</sub>** Undervoltage

In the event the  $V_{DD}$  logic supply decreases below the undervoltage threshold,  $V_{DD}$  POFFR, the TLE94003EP will enter reset. EF is set to high impedance during a  $V_{\rm DD}$  undervoltage event.

The digital block will be initialized and the output stages are switched off to High impedance. The undervoltage reset is released once  $V_{\rm DD}$  voltage levels are above the undervoltage threshold,  $V_{\rm DD\ POR}$ .



#### **Application Information**

# 7 Application Information

Note:

The following simplified application examples are given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the real application.

## 7.1 Application Diagram




Figure 14 Application example with DC motors



## **Application Information**




Figure 15 Application Example with two TLE94003EP

#### Notes on the application example

1. Series resistors between the microcontroller and the signal pins of the TLE94003EP are recommended if an active reverse polarity protection (MOSFET) is used to protect the VS pin. These resistors limit the current between the microcontroller and the device during negative transients on VBAT (e.g. ISO/TR 7637 pulse 1)

#### **TLE94003EP**



#### **Application Information**

- 2. Landing pads for ceramic capacitors at the outputs of the TLE94003EP as close as possible to the connectors are recommended (the ceramic capacitors are not populated if unused). These ceramic capacitors can be mounted if a higher performance in term of ESD capability is required.
- 3. The electrolytic capacitor at the VS pin should be dimensioned in order to prevent the VS voltage from exceeding the absolute maximum rating. PWM operation with a too low capacitance can lead to a VS voltage overshoot, which results in a VS overvoltage detection.
- 4. Not used (NU) pins and unused outputs are recommended to be left unconnected (open) in the application. If NU pins or unused output pins are routed to an external connector which leaves the PCB, then these outputs should have provision for a zero ohm jumper (depopulated if unused) or ESD protection. In other words, NU and unused pins should be treated like used pins.
- 5. Place bypass ceramic capacitors as close as possible to the VS pins, with shortest connections the GND pins and GND layer, for best EMC performance



#### **Application Information**

#### Thermal application information 7.2

Ta = -40°C, Ch1 to Ch3 are dissipating a total of 0.6W (0.2W each).

Ta = 85°C, Ch1 to Ch3 are dissipating a total of 0.405W (0.135W each).





Figure 16 **ZthJA Curve for different PCB setups** 



**ZthJC Curve** Figure 17



#### **Package Outlines**

## 8 Package Outlines




Figure 18 PG-TSDSO-14 (Plastic Green - Dual Small Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e lead-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

# **TLE94003EP**



## **Revision History**

#### **Revision History** 9

Revision	Date	Changes
1.0	2017-12-07	Initial release

#### Trademarks

Edition 2017-12-07 Published by Infineon Technologies AG 81726 Munich, Germany

© 2017 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Doc\_Number

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>Infineon(英飞凌)