

# **TLE94103EP**





### **Features**

- Three half bridge power outputs
- Very low power consumption in sleep mode
- 3.3V / 5V compatible inputs with hysteresis
- · All outputs with overload and short circuit protection
- Independently diagnosable outputs (overcurrent, open load)
- · Open load diagnostics in ON-state for all high-side and low-side
- 16-bit Standard SPI interface with daisy chain and in-frame response capability for control and diagnosis
- Fast diagnosis with the global error flag
- · Overtemperature pre-warning and protection
- Over- and Undervoltage lockout
- · Cross-current protection

# **Potential applications**

- HVAC Flap DC motors
- · Monostable and bistable relays
- Side mirror x-y adjustment


### **Product validation**

Qualified for Automotive Applications. Product Validation according to AEC-Q100

# **Description**

The TLE94103EP is a protected triple half-bridge driver designed especially for automotive motion control applications such as side mirror x-y adjustment. It is part of a larger family offering half-bridge drivers from three outputs to twelve outputs with direct interface or SPI interface.

The half bridge drivers are designed to drive DC motor loads in sequential or parallel operation. Operation modes forward (cw), reverse (ccw), brake and high impedance are controlled from a 16-bit SPI interface. It offers diagnosis features such as short circuit, open load, power supply failure and overtemperature detection. In combination with its low quiescent current, this device is attractive among others for automotive applications. The small fine pitch exposed pad package, PG-TSDSO-14, provides good thermal performance and reduces PCB-board space and costs.





Туре	Package	Marking		
TLE94103EP	PG-TSDSO-14	TLE94103		

## Table 1 Product Summary

Operating Voltage	V <sub>S</sub>	5.5 20 V
Logic Supply Voltage	$V_{DD}$	3.0 5.5 V
Maximum Supply Voltage for Load Dump Protection	$V_{S(LD)}$	40 V
Minimum Overcurrent Threshold	I <sub>SD</sub>	0.9 A
$\overline{\text{Maximum On-State Path Resistance at T}_{j} = 150^{\circ}\text{C}}$	R <sub>DSON(total)_HSx+LSy</sub>	1.8 + 1.8 Ω
Typical Quiescent Current at T <sub>j</sub> = 85°C	I <sub>SQ</sub>	0.1 μΑ
Maximum SPI Access Frequency	f <sub>SCLK</sub>	5 MHz



# **Table of Contents**

1	Pin Configuration	. 5
1.1	Pin Assignment	
1.2	Pin Definitions and Functions	. 5
2	Block Diagram	. 7
2.1	Voltage and current definition	
3	General Product Characteristics	. 9
3.1	Absolute Maximum Ratings	
3.2	Functional Range	
3.3	Thermal Resistance	12
3.4	Electrical Characteristics	13
4	Characterization results	18
5	General Description	23
5.1	Power Supply	23
5.2	Operation modes	23
5.2.1	Normal mode	23
5.2.2	Sleep mode	23
5.3	Reset Behaviour	
5.4	Reverse Polarity Protection	24
6	Half-Bridge Outputs	25
6.1	Functional Description	25
6.2	Protection & Diagnosis	26
6.2.1	Short Circuit of Output to Supply or Ground	
6.2.2	Cross-Current	
6.2.3	Temperature Monitoring	
6.2.4	Overvoltage and undervoltage shutdown	
6.2.4.1	V <sub>S</sub> Undervoltage	
6.2.4.2	V <sub>S</sub> Overvoltage	
6.2.4.3	V <sub>DD</sub> Undervoltage	
6.2.5	Open Load	34
7	Serial Peripheral Interface (SPI)	35
7.1	SPI Description	35
7.1.1	Global Error Flag	36
7.1.2	Global Status Register	
7.1.3	SPI protocol error detection	
7.2	SPI with independent slave configuration	
7.3	Daisy chain operation	
7.4	Status register change during SPI communication	
7.5	SPI Bit Mapping	
7.6	SPI Control Registers	
7.6.1	Control register definition	
7.7	SPI Status Registers	
7.7.1	Status register definition	
8	Application Information	
8.1	Application Diagram	58

## **TLE94103EP**



8.2	Thermal application information	60
8.3	EMC Enhancement	61
9	Package Outlines	62
10	Revision History	63



### **Pin Configuration**

#### **Pin Configuration** 1

#### **Pin Assignment** 1.1




Figure 1 Pin Configuration TLE94103EP with SPI interface

#### **Pin Definitions and Functions** 1.2

Pin	Symbol	Function
1	SDI	Serial data input with internal pull down
2	CSN	Chip select Not input with internal pull up
3	SCLK	Serial clock input with internal pull down
4	TEST	Test input. This pin can be left open or be terminated to ground.
5	VS	Main supply voltage for power half bridges.
6	OUT 3	Power half-bridge 3
7	OUT 1	Power half-bridge 1
8	GND	Ground
9	OUT 2	Power half-bridge 2
10	N.U.	Not used. This pin should be left open or terminated to GND.
11	EN	Enable with internal pull-down; Places device in standby mode by pulling the EN line Low
12	TEST	Test pin. This pin must be terminated to ground.
13	SDO	Serial data output
14	VDD	Logic supply voltage
EDP	-	Exposed Die Pad; For cooling and EMC purposes only - not usable as electrical ground. Electrical ground must be provided by pins 8. 1)

<sup>1)</sup> The exposed die pad at the bottom of the package allows better heat dissipation from the device via the PCB. The exposed pad (EP) must be either left open or connected to GND. It is recommended to connect EP to GND for best EMC and thermal performance.

### **TLE94103EP**



### **Pin Configuration**

Note:

Not used (N.U.) pins and unused outputs are recommended to be left unconnected (open) on the application board. If N.U. pins or unused output pins are routed to an external connector which leaves the PCB, then these outputs should have provision for a zero ohm jumper (depopulated if unused) or ESD protection. In other words, they should be treated like used pins.



## **Block Diagram**

# 2 Block Diagram




Figure 2 Block Diagram TLE94103EP (SPI Interface)



### **Block Diagram**

# 2.1 Voltage and current definition

Figure 3 shows terms used in this datasheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition



## 3 General Product Characteristics

## 3.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings<sup>1)</sup> $T_i = -40$ °C to +150°C

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Voltages				1			
Supply voltage	V <sub>s</sub>	-0.3	_	40	V		P_4.1.1
Supply Voltage Slew Rate	dV <sub>s</sub> /dt	-	-	10	V/µs	V <sub>s</sub> increasing and decreasing <sup>1)</sup>	P_4.2.2
Power half-bridge output voltage	V <sub>OUT</sub>	-0.3	-	40	V	$0 \text{ V} < V_{\text{OUT}} < V_{\text{S}}^{2)}$	P_4.1.2
Logic supply voltage	$V_{\mathrm{DD}}$	-0.3	-	5.5	V	0 V < V <sub>S</sub> < 40 V	P_4.1.3
Logic input voltages (SDI, SCLK, CSN, EN)	$V_{\rm SDI}$ , $V_{\rm SCLK}$ , $V_{\rm CSN}$ , $V_{\rm EN}$	-0.3	_	VDD	V	0 V < V <sub>S</sub> < 40 V 0 V < V <sub>DD</sub> < 5.5V	P_4.1.4
Logic output voltage (SDO)	$V_{SDO}$	-0.3	-	VDD	V	0 V < V <sub>S</sub> < 40 V 0 V < V <sub>DD</sub> < 5.5V	P_4.1.5
Test pins	V <sub>TEST</sub>	-0.3	-	VDD	V	0 V < V <sub>S</sub> < 40 V 0 V < V <sub>DD</sub> < 5.5V	P_4.1.19
Currents		1	,		1		1
Continuous Supply Current for V <sub>S</sub>	Is	0	-	1.5	Α	_	P_4.1.20
Current per GND pin	I <sub>GND</sub>	0	-	2.0	Α	_	P_4.1.14
Output Currents	I <sub>OUT</sub>	-2.0	-	2.0	Α	_	P_4.1.15
Temperatures							
Junction temperature	$T_{\rm j}$	-40	-	150	°C	_	P_4.1.8
Storage temperature	$T_{\rm stg}$	-50	-	150	°C	_	P_4.1.9
ESD Susceptibility							
ESD susceptibility OUTn and VS pins versus GND. All other pins grounded.	V <sub>ESD</sub>	-4	_	4	kV	JEDEC HBM <sup>1)3)</sup>	P_4.1.10
ESD susceptibility all pins	V <sub>ESD</sub>	-2	-	2	kV	JEDEC HBM <sup>1)3)</sup>	P_4.1.11
ESD susceptibility all pins	V <sub>ESD</sub>	-500	-	500	V	CDM <sup>1)4)</sup>	P_4.1.12
ESD susceptibility corner pins	$V_{\rm ESD}$	-750	_	750	V	CDM <sup>1)4)</sup>	P_4.1.13

- 1) Not subject to production test, specified by design
- 2) Also applicable to not used (N.U.) pins
- 3) ESD susceptibility, "JEDEC HBM" according to ANSI/ ESDA/ JEDEC JS001 (1.5 k $\Omega$ , 100pF)
- 4) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

### **TLE94103EP**



#### **General Product Characteristics**

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



#### **Functional Range** 3.2

Table 3 **Functional Range** 

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Supply voltage range for normal operation	$V_{S(nor)}$	5.5	-	20	V	-	P_4.2.1
Logic supply voltage range for normal operation	$V_{\mathrm{DD}}$	3.0	-	5.5	V	-	P_4.2.3
Logic input voltages (SDI, SCLK, CSN, EN)	$V_{\rm SDI}, \ V_{\rm SCLK}, \ V_{\rm CSN}, V_{\rm EN}$	-0.3	-	5.5	V	-	P_4.2.4
Junction temperature	Tj	-40	_	150	°C		P_4.2.5

Note:

Within the normal functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



#### 3.3 **Thermal Resistance**

Table 4 Thermal Resistance TLE94103EP

Parameter	Symbol	Symbol Values				Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Junction to Case, $T_A = -40$ °C	$R_{\rm thjC\_cold}$	_	16	_	K/W	1)	
Junction to Case, T <sub>A</sub> = 85°C	R <sub>thjC_hot</sub>	_	19	_	K/W	1)	
Junction to ambient, $T_A = -40^{\circ}C$ (1s0p, minimal footprint)	R <sub>thjA_cold_</sub>	_	136	-	K/W	1) 2)	
Junction to ambient, $T_A = 85$ °C (1s0p, minimal footprint)	R <sub>thjA_hot_m</sub>	_	148	-	K/W	1) 2)	
Junction to ambient, $T_A = -40$ °C (1s0p, 300mm2 Cu)	R <sub>thjA_cold_3</sub>	_	79	-	K/W	1) 3)	
Junction to ambient, $T_A = 85^{\circ}C$ (1s0p, 300mm2 Cu)	R <sub>thjA_hot_30</sub>	_	95	-	K/W	1) 3)	
Junction to ambient, $T_A = -40^{\circ}\text{C}$ (1s0p, 600mm2 Cu)	R <sub>thjA_cold_6</sub>	_	77	-	K/W	1) 4)	
Junction to ambient, $T_A = 85^{\circ}C$ (1s0p, 600mm2 Cu)	R <sub>thjA_hot_60</sub>	_	94	-	K/W	1) 4)	
Junction to ambient, $T_A = -40^{\circ}C$ (2s2p)	R <sub>thjA_cold_2</sub>	_	63	-	K/W	1) 5)	
Junction to ambient, $T_A = 85^{\circ}\text{C}$ (2s2p)	R <sub>thjA_hot_2s</sub>	_	82	-	K/W	1) 5)	

- 1) Not subject to production test, specified by design.
- 2) Specified  $R_{th IA}$  value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with minimal footprint copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 3) Specified R<sub>th,IA</sub> value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with additional cooling of 300mm2 copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 4) Specified  $R_{th,IA}$  value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with additional cooling of 600mm2 copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 5) Specified  $R_{\rm thJA}$  value is according to JEDEC JESD51-2, -3 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with two inner copper layers (4 x 35μm Cu). Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.



#### **Electrical Characteristics** 3.4

Table 5 Electrical Characteristics,  $V_S$  =5.5 V to 20 V,  $V_{DD}$  = 3.0V to 5.5V,  $T_i$  = -40°C to +150°C, EN= HIGH,  $I_{\rm OUTn}$ = 0 A; Typical values refer to  $V_{\rm DD}$  = 5.0 V,  $V_{\rm S}$  = 13.5 V and  $T_{\rm J}$  = 25 °C unless otherwise specified; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Current Consumption, EN = GN	D	1		1			1
Supply Quiescent current	$I_{SQ}$	_	0.1	2	μΑ	-40°C ≤ <i>T</i> <sub>j</sub> ≤ 85°C	P_4.4.1
Logic supply quiescent current	$I_{\mathrm{DD}_{-}\mathrm{Q}}$	-	0.1	1	μΑ	$-40$ °C ≤ $T_j$ ≤ $85$ °C	P_4.4.2
Total quiescent current	$I_{SQ} + I_{DD_Q}$	-	0.6	3	μΑ	$-40$ °C ≤ $T_j$ ≤ $85$ °C	P_4.4.3
<b>Current Consumption, EN=HIG</b>	Н						
Supply current	Is	_	0.13	0.5	mA	Power drivers and power stages are off	P_4.4.4
Supply current	I <sub>S_HSON</sub>	_	1.5	3	mA	All high-sides ON <sup>1)2)</sup>	P_4.4.101
Logic supply current	$I_{\mathrm{DD}}$	-	0.6	2.5	mA	SPI not active	P_4.4.5
Logic supply current	I <sub>DD_RUN</sub>	_	2.5	-	mA	SPI 5MHz <sup>2)</sup>	P_4.4.6
Total supply current	I <sub>S</sub> +I <sub>DD_RUN</sub>	-	2.7	-	mA	SPI 5MHz <sup>2)</sup>	P_4.4.7
Over- and Undervoltage Locko	ut		•				
Undervoltage Switch ON voltage threshold	V <sub>UV ON</sub>	4.4	4.90	5.3	V	V <sub>S</sub> increasing	P_4.4.8
Undervoltage Switch OFF voltage threshold	V <sub>UV OFF</sub>	4	4.50	4.9	V	V <sub>S</sub> decreasing	P_4.4.9
Undervoltage Switch ON/OFF hysteresis	V <sub>UV HY</sub>	-	0.40	-	V	V <sub>UV ON</sub> - V <sub>UV OFF</sub> <sup>2)</sup>	P_4.4.10
Overvoltage Switch OFF voltage threshold	V <sub>OV OFF</sub>	21	23	25	V	V <sub>S</sub> increasing	P_4.4.11
Overvoltage Switch ON voltage threshold	V <sub>OV ON</sub>	20	22	24	V	$V_{\rm S}$ decreasing	P_4.4.12
Overvoltage Switch ON/OFF hysteresis	V <sub>OV HY</sub>	-	1	-	V	V <sub>OV OFF</sub> - V <sub>OV ON</sub> <sup>2)</sup>	P_4.4.13
V <sub>DD</sub> Power-On-Reset	$V_{\rm DDPOR}$	2.40	2.63	2.90	V	$V_{\rm DD}$ increasing	P_4.4.14
V <sub>DD</sub> Power-Off-Reset	$V_{\rm DD\ POffR}$	2.35	2.57	2.85	V	$V_{\rm DD}$ decreasing	P_4.4.15
V <sub>DD</sub> Power ON/OFF hysteresis	V <sub>DD POR HY</sub>	-	0.06	-	V	$V_{\rm DD\ POR}$ - $V_{\rm DD\ POffR}^{2)}$	P_4.4.98
Static Drain-source ON-Resista	nce (High-Si	ide or L	.ow-Sid	e)			
High-Side or Low-Side R <sub>DSON</sub> (all outputs)	R <sub>DSON_HB_25C</sub>	_	825	1200	mΩ	$I_{OUT} = \pm 0.5 \text{ A};$ $T_i = 25 \text{ °C}$	P_4.4.16
High-Side or Low-Side R <sub>DSON</sub> (all outputs)	R <sub>DSON_HB_150</sub>	-	1350	1800	mΩ	$I_{OUT} = \pm 0.5 \text{ A};$ $T_i = 150 ^{\circ}\text{C}$	P_4.4.17



Electrical Characteristics,  $V_{\rm S}$  =5.5 V to 20 V,  $V_{\rm DD}$  = 3.0V to 5.5V,  $T_{\rm j}$  = -40°C to +150°C, EN= HIGH,  $I_{\rm OUTn}$ = 0 A; Typical values refer to  $V_{\rm DD}$  = 5.0 V,  $V_{\rm S}$  = 13.5 V and  $T_{\rm J}$  = 25 °C unless otherwise Table 5 specified; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) (cont'd)

Parameter	Symbol		Values	5	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Output Protection and Diagnos	sis of high-s	ide (HS)	chann	els of h	alf-brid	ge output	
HS Overcurrent Shutdown Threshold	I <sub>SD_HS</sub>	-1.5	-1.2	-0.9	A	See Figure 5	P_4.4.20
Difference between shutdown and limit current	I <sub>LIM_HS</sub> - I <sub>SD_HS</sub>	-1.2	-0.6	0	A	$ I_{LIM_{HS}}  \ge  I_{SD_{HS}} $ See <b>Figure 5</b>	P_4.4.21
Overcurrent Shutdown filter time	$t_{\sf dSD\_HS}$	15	19	23	μs	2)	P_4.4.22
Open Load Detection Current	I <sub>OLD1_HS</sub>	-15	-8	-3	mA	-	P_4.4.23
Open Load Detection filter time	t <sub>OLD1_HS</sub>	2000	3000	4000	μs	2)	P_4.4.24
Output Protection and Diagnos		de (LS) d	hanne	ls of ha	lf-bridg	e output	
LS Overcurrent Shutdown Threshold	I <sub>SD_LS</sub>	0.9	1.2	1.5	A	See Figure 6	P_4.4.27
Difference between shutdown and limit current	I <sub>LIM_LS</sub> - I <sub>SD_LS</sub>	0	0.6	1.2	A	<sup>2)</sup> I <sub>LIM_LS</sub> ≥ I <sub>SD_LS</sub> Figure 6	P_4.4.28
Overcurrent Shutdown filter time	t <sub>dSD_LS</sub>	15	19	23	μs	2)	P_4.4.29
Open Load Detection Current	I <sub>OLD_LS</sub>	3	8	15	mA	-	P_4.4.30
Open Load Detection filter time	$t_{OLD\_LS}$	2000	3000	4000	μs	2)	P_4.4.31
Outputs OUT(1n) leakage cu	rrent						
HS leakage current in off state	I <sub>QLHn_NOR</sub>	-2	-0.5	_	μΑ	V <sub>OUTn</sub> = 0V; EN=High	P_4.4.32
HS leakage current in off state	I <sub>QLHn_SLE</sub>	-2	-0.5	_	μΑ	V <sub>OUTn</sub> = 0V; EN=GND	P_4.4.33
LS Leakage current in off state	I <sub>QLLn_NOR</sub>	-	0.5	2	μΑ	$V_{\text{OUTn}} = V_{\text{S}}$ ; EN=High	P_4.4.34
LS Leakage current in off state	I <sub>QLLn_SLE</sub>	-	0.5	2	μΑ	$V_{\text{OUTn}} = V_{\text{S}}$ ; EN=GND	P_4.4.35
<b>Output Switching Times. See F</b>	igure 7 and	Figure 8	<b>.</b>				
Slew rate of high-side and low-side outputs	$d_{VOUT}/dt$	0.1	0.45	0.75	V/µs	Resistive load = $100\Omega$ ; $V_S = 13.5V^{3}$	P_4.4.36
Output delay time high side driver on	$t_{\sf dONH}$	5	20	35	μs	Resistive load = 100Ω to GND	P_4.4.37
Output delay time high side driver off	t <sub>dOFFH</sub>	15	45	75	μs	Resistive load = 100Ω to GND	P_4.4.38
Output delay time low side driver on	$t_{\sf dONL}$	5	20	35	μs	Resistive load = 100Ω to VS	P_4.4.39
Output delay time low side driver off	$t_{dOFFL}$	15	45	75	μs	Resistive load = 100Ω to VS	P_4.4.40
Cross current protection time, high to low	$t_{DHL}$	100	130	160	μs	Resistive load = $100\Omega^{2}$	P_4.4.41



Table 5 Electrical Characteristics,  $V_S$  = 5.5 V to 20 V,  $V_{DD}$  = 3.0V to 5.5V,  $T_j$  = -40°C to +150°C, EN= HIGH,  $I_{OUTn}$  = 0 A; Typical values refer to  $V_{DD}$  = 5.0 V,  $V_S$  = 13.5 V and  $T_J$  = 25 °C unless otherwise specified; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) (cont'd)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Cross current protection time, low to high	$t_{DLH}$	100	130	160	μs	Resistive load = $100\Omega^{2}$	P_4.4.42
Input Interface: Logic Input E	N						
High-input voltage	$V_{ENH}$	0.7 * V <sub>DD</sub>	_	$V_{ m DD}$	V	-	P_4.4.43
Low-input voltage	V <sub>ENL</sub>	0	-	0.3 * V <sub>DD</sub>	V	-	P_4.4.44
Hysteresis of input voltage	$V_{ENHY}$	_	500	-	mV	2)	P_4.4.45
Pull down resistor	R <sub>PD_EN</sub>	20	40	70	kΩ	$V_{\rm EN} = 0.2 \times V_{\rm DD}$	P_4.4.46
SPI frequency		1	1				1
Maximum SPI frequency	$f_{\rm SPI,max}$	_	_	5.0	MHz	2) 4)	P_4.4.47
SPI INTERFACE: Delay Time fr		g edge to	first D	ata in			
Setup time	$t_{set}$	_	_	150	μs	<sup>2)</sup> See <b>Figure 12</b>	P_4.4.48
SPI INTERFACE: Input Interface	e, Logic Inp	uts SDI,	SCLK, (	CSN	<del>.</del>		
H-input voltage threshold	V <sub>IH</sub>	0.7 * V <sub>DD</sub>	-	$V_{\mathrm{DD}}$	V	-	P_4.4.50
L-input voltage threshold	V <sub>IL</sub>	0	_	0.3 * V <sub>DD</sub>	V	-	P_4.4.51
Hysteresis of input voltage	V <sub>IHY</sub>	_	500	_	mV	2)	P_4.4.52
Pull up resistor at pin CSN	R <sub>PU_CSN</sub>	20	40	70	kΩ	$V_{\rm CSN} = 0.7 \times V_{\rm DD}$	P_4.4.53
Pull down resistor at pin SDI, SCLK	R <sub>PD_SDI</sub> , R <sub>PD_SCLK</sub>	20	40	70	kΩ	$V_{\text{SDI}}$ , $V_{\text{SCLK}} = 0.2 \text{ x } V_{\text{DD}}$	P_4.4.54
Input capacitance at pin CSN, SDI or SCLK	C <sub>1</sub>	-	10	15	pF	0V < V <sub>DD</sub> < 5.25V <sup>2)</sup>	P_4.4.55
Input Interface, Logic Output	SDO	I					
H-output voltage level	$V_{SDOH}$	V <sub>DD</sub> - 0.4	V <sub>DD</sub> - 0.2	$V_{ m DD}$	V	I <sub>SDOH</sub> = -1.6 mA	P_4.4.56
L-output voltage level	$V_{SDOL}$	0	0.2	0.4	V	I <sub>SDOL</sub> = 1.6 mA	P_4.4.57
Tri-state Leakage Current	I <sub>SDOLK</sub>	-1	-	1	μΑ	$V_{\text{CSN}} = V_{\text{DD}};$ $0V < V_{\text{SDO}} < V_{\text{DD}}$	P_4.4.58
Tri-state input capacitance	C <sub>SDO</sub>	_	10	15	pF	2)	P_4.4.59
Data Input Timing. See Figure		ıre 15.					
SCLK Period	$t_{pCLK}$	200	_	-	ns	2)	P_4.4.60
SCLK High Time	t <sub>SCLKH</sub>	0.45 *	_	0.55 *	ns	2)	P_4.4.61
	332.41	$t_{pCLK}$		$t_{pCLK}$			
SCLK Low Time	$t_{SCLKL}$	0.45 * t <sub>pCLK</sub>	_	0.55 * t <sub>pCLK</sub>	ns	2)	P_4.4.62



Electrical Characteristics,  $V_{\rm S}$  =5.5 V to 20 V,  $V_{\rm DD}$  = 3.0V to 5.5V,  $T_{\rm j}$  = -40°C to +150°C, EN= HIGH,  $I_{\rm OUTn}$ = 0 A; Typical values refer to  $V_{\rm DD}$  = 5.0 V,  $V_{\rm S}$  = 13.5 V and  $T_{\rm J}$  = 25 °C unless otherwise Table 5 specified; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified) (cont'd)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
SCLK Low before CSN Low	$t_{BEF}$	125	_	-	ns	2)	P_4.4.63
CSN Setup Time	$t_{\text{lead}}$	250	_	-	ns	2)	P_4.4.64
SCLK Setup Time	t <sub>lag</sub>	250	_	-	ns	2)	P_4.4.65
SCLK Low after CSN High	$t_{BEH}$	125	_	-	ns	2)	P_4.4.66
SDI Setup Time	t <sub>SDI_setup</sub>	30	_	-	ns	2)	P_4.4.67
SDI Hold Time	t <sub>SDI_hold</sub>	30	-	-	ns	2)	P_4.4.68
Input Signal Rise Time at pin SDI, SCLK, CSN	t <sub>rIN</sub>	-	_	50	ns	2)	P_4.4.69
Input Signal Fall Time at pin SDI, SCLK, CSN	t <sub>fIN</sub>	-	_	50	ns	2)	P_4.4.70
Delay time from EN falling edge to standby mode	$t_{DMODE}$	_	-	8	μs	2)	P_4.4.71
Minimum CSN High Time	t <sub>CSNH</sub>	5	-	-	μs	2)	P_4.4.72
Data Output Timing. See Figur							-
SDO Rise Time	$t_{rSDO}$	-	30	80	ns	C <sub>load</sub> = 40pF <sup>2)</sup>	P_4.4.73
SDO Fall Time	$t_{fSDO}$	_	30	80	ns	C <sub>load</sub> = 40pF <sup>2)</sup>	P_4.4.74
SDO Enable Time after CSN falling edge	$t_{ENSDO}$	-	_	75	ns	Low Impedance <sup>2)</sup>	P_4.4.75
SDO Disable Time after CSN rising edge	$t_{ extsf{DISSDO}}$	-	_	75	ns	High Impedance <sup>2)</sup>	P_4.4.76
Duty cycle of incoming clock at SCLK	duty <sub>SCLK</sub>	45	-	55	%	2)	P_4.4.77
SDO Valid Time for $V_{DD} = 3.3V$	t <sub>VASDO3</sub>	-	70	95	ns	$V_{SDO} < 0.2 \times V_{DD}$ $V_{SDO} > 0.8 \times V_{DD}$ $C_{load} = 40 \text{pF}^{2}$	P_4.4.78
SDO Valid Time for $V_{DD} = 5V$	t <sub>VASDO5</sub>	-	50	65	ns	$V_{SDO} < 0.2 \times V_{DD}$ $V_{SDO} > 0.8 V_{DD}$ $C_{load} = 40 pF^{2}$	P_4.4.79
Thermal warning & Shutdown	•	•		•		•	•
Thermal warning junction temperature	$T_{jW}$	120	135	150	°C	See <b>Figure 9</b> <sup>2)</sup>	P_4.4.80
Thermal shutdown junction temperature	$T_{\rm jSD}$	160	175	190	°C	See <b>Figure 9</b> <sup>2)</sup>	P_4.4.81
Thermal comparator hysteresis	$T_{\rm jHYS}$	-	4	_	°C	2)	P_4.4.82
Difference between $T_{jSD}$ - $T_{jW}$	$T_{\rm jSD}$ - $T_{\rm jW}$	_	40	_	°C	2)	P_4.4.120

<sup>1)</sup>  $I_{S\_HSON}$  does not include the load current

<sup>2)</sup> Not subject to production test, specified by design

## **TLE94103EP**



- 3) Measured for 20% 80% of  $V_{\rm S}$ .
- 4) Not applicable in daisy chain configuration




## 4 Characterization results


Performed on 5 devices, over operating temperature and nominal/extended supply range.

### **Typical performance characteristics**


### **Supply quiescent current**




### **Supply current**




### Logic supply quiescent current




### Logic supply current




#### **HS static Drain-source ON-resistance**




### LS static Drain-source ON-resistance



### **HS static drain-source ON-resistance VS = 13.5V and VDD = 5V**




### LS static drain-source ON-resistance **VS = 13.5V and VDD = 5V**







### Slew rate ON of high-side outputs




### Slew rate ON of low-side outputs



### Slew rate OFF of high-side outputs




### Slew rate OFF of low-side outputs







### **HS** overcurrent shutdown threshold




### LS overcurrent shutdown threshold



### **Undervoltage switch ON voltage threshold**




### Undervoltage switch OFF voltage threshold







### Overvoltage switch ON voltage threshold



### Overvoltage switch OFF voltage threshold



#### VDD Power-on-reset and VDD Power-off-reset





### **General Description**

## **5** General Description

### 5.1 Power Supply

The TLE94103EP has two power supply inputs,  $V_{\rm S}$  and  $V_{\rm DD}$ . The half bridge outputs are supplied by  $V_{\rm S}$ , which is connected to the 12V automotive supply rail.  $V_{\rm DD}$  is used to supply the I/O buffers and internal voltage regulator of the device.

 $V_{\rm S}$  and  $V_{\rm DD}$  supplies are separated so that information stored in the logic block remains intact in the event of voltage drop outs or disturbances on  $V_{\rm S}$ . The system can therefore continue to operate once  $V_{\rm S}$  has recovered, without having to resend commands to the device.

A rising edge on  $V_{\rm DD}$  crossing  $V_{\rm DD\,POR}$  triggers an internal Power-On Reset (POR) to initialize the IC at power-on. All data stored internally is deleted, and the outputs are switched off (high impedance).

An electrolytic and 100nF ceramic capacitors are recommended to be placed as close as possible to the  $V_{\rm S}$  supply pin of the device for improved EMC performance in the high and low frequency band. The electrolytic capacitor must be dimensioned to prevent the VS voltage from exceeding the absolute maximum rating. In addition, decoupling capacitors are recommended on the  $V_{\rm DD}$  supply pin.

### 5.2 Operation modes

#### 5.2.1 Normal mode

The TLE94103EP enters normal mode by setting the EN input High. In normal mode, the charge pump is active and all output transistors can be configured via SPI.

### 5.2.2 Sleep mode

The TLE94103EP enters sleep mode by setting the EN input Low. The EN input has an internal pull-down resistor.

In sleep mode, all output transistors are turned off and the SPI register banks are reset. The current consumption is reduced to  $I_{SQ} + I_{DD\_Q}$ .

#### 5.3 Reset Behaviour

The following reset triggers have been implemented in the TLE94103EP:

#### **V**<sub>DD</sub> Undervoltage Reset:

The SPI Interface shall not function if  $V_{DD}$  is below the undervoltage threshold,  $V_{DD POffR}$ . The digital block will be deactivated, the logic contents cleared and the output stages are switched off. The digital block is initialized once  $V_{DD}$  voltage levels is above the undervoltage threshold,  $V_{DD POR}$ . Then the NPOR bit is reset (NPOR = 0 in **SYS\_DIAG1** and Global Status Register).

#### Reset on EN pin:

If the EN pin is pulled Low, the logic content is reset and the device enters sleep mode.

The reset event is reported by the NPOR bit (NPOR = 0) once the TLE94103EP is in normal mode (EN = High;  $VDD > V_{DD POR}$ ).

Downloaded From Oneyac.com



### **General Description**

#### **Reverse Polarity Protection** 5.4

The TLE94103EP requires an external reverse polarity protection. During reverse polarity, the free-wheeling diodes across the half bridge output will begin to conduct, causing an undesired current flow  $(I_{RB})$  from ground potential to battery and excessive power dissipation across the diodes. As such, a reverse polarity protection diode is recommended (see Figure 4).




Figure 4 **Reverse Polarity Protection** 



# 6 Half-Bridge Outputs

## 6.1 Functional Description

The half-bridge outputs of the TLE94103EP are intended to drive motor loads.

If the outputs are driven continuously via SPI, for example HS1 and LS2 used to drive a motor, then the following suggested SPI commands shall be sent:

- Activate HS1: Bit HB1\_HS\_EN in HB\_ACT\_1\_CTRL register
- Activate LS2: Bit HB2\_LS\_EN in HB\_ACT\_1\_CTRL register



#### **Protection & Diagnosis** 6.2

The TLE94103EP is equipped with an SPI interface to control and diagnose the state of the half-bridge drivers.

This device has embedded protective functions which are designed to prevent IC destruction under fault conditions described in the following sections. Fault conditions are treated as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

The following table provides a summary of fault conditions, protection mechanisms and recovery states embedded in the TLE94103EP device.

Table 6 Summary of diagnosis and monitoring of outputs

Fault condition	Error Flag (EF) behaviour	Error bit: Status Register	Output Protection mechanism	Output error state	Output and error flag (EF) recovery
Overcurrent	1. Load Error bit, LE (bit 6) in SYS_DIAG 1: Global Status 1 Register 2. Localized error for each HS and LS channel of half-bridge, HBn_HS_OC and HBn_LS_OC bit in SYS_DIAG_2 status register.		Error output shutdown and latched	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. Clear EF to reactivate output stage.
Open load	Latch	1. Load Error bit, LE (bit 6) in SYS_DIAG 1: Global Status 1 Register 2. Localized error for each HS and LS channel of half-bridge, HBn_HS_OL and HBn_LS_OL bits in SYS_DIAG3 status register.	None	No state change	An open load detection does not change the state of the output. EF to be cleared.
Temperature pre-warning	Latch	Global error bit 1, TPW in SYS_DIAG_1: Global Status 1 register	None	No state change	Not applicable
Temperature shutdown	Latch	Global error bit 2, TSD in SYS_DIAG_1: Global Status 1 register	All outputs shutdown and latched.	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. Clear EF to reactivate output stage.

## **TLE94103EP**



## **Half-Bridge Outputs**

 Table 6
 Summary of diagnosis and monitoring of outputs (cont'd)

Fault condition	Error Flag (EF) behaviour	Error bit: Status Register	Output Protection mechanism	Output error state	Output and error flag (EF) recovery
Powersupply failure due to undervoltage	Latch	Global error bit 5, VS_UV in SYS_DIAG_1: Global Status 1 register	All outputs shutdown and automatically recovers.	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. They will automatically be reactivated once the power supply recovers. EF to be cleared.
Powersupply failure due to overvoltage	Latch	Global error bit 4, VS_OV in SYS_DIAG_1: Global Status 1 register	All outputs shutdown and automatically recover.	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. They will automatically be reactivated once the power supply recovers. EF to be cleared.




#### 6.2.1 **Short Circuit of Output to Supply or Ground**


The high-side switches are protected against short to ground whereas the low-side switches are protected against short to supply.

The high-side and low-side power switches will enter into an over-current condition if the current within the switch exceeds the overcurrent shutdown detection threshold,  $I_{SD}$ . Upon detection of the  $I_{SD}$  threshold, an overcurrent shutdown filter,  $t_{dSD}$  is begun. As the current rises beyond the threshold  $I_{SD}$ , it will be limited by the current limit threshold,  $I_{\text{LIM}}$ . Upon expiry of the overcurrent shutdown filter time, the affected power switch is latched off and the corresponding error bit, HBn\_HS\_OC or HBn\_LS\_OC is set and latched. See Figure 5 and Figure 6 for more detail. A global load error bit, LE, contained in the global status register, SYS\_DIAG\_1, is also set for ease of error scanning by the application software. The power switch remains deactivated as long as the error bit is set.

To resume normal functionality of the power switch (in the event the overcurrent condition disappears or to verify if the failure still exists) the microcontroller shall clear the error bit in the respective status register to reactivate the desired power switch.



**High-Side Switch - Short Circuit and Overcurrent Protection** Figure 5



**Low-Side Switch - Short Circuit and Overcurrent Protection** Figure 6

### **TLE94103EP**



### **Half-Bridge Outputs**


Table 7 Control and Status register bit state in the event of an overcurrent condition for an activated power switch

REGISTER	REGISTER NAME	Bit	BEFORE OVERCURRENT	DURING OVERCURRENT	AFTER OVERCURRENT	
TYPE			Bit State	Bit State	Bit State	
Control	HB_ACT_CTRL_n	HBn_HS_EN HBn_LS_EN	1	1	1 (corresponding half-bridge deactivated)	
Status	SYS_DIAG_1: Global Status 1	LE	0	0	1	
Status	SYS_DIAG_x where x=2	HBn_HS_OC HBn_LS_OC	0	0	1	



#### 6.2.2 **Cross-Current**

In bridge configurations the high-side and low-side power transistors are ensured never to be simultaneously "ON" to avoid cross currents. This is achieved by integrating delays in the driver stage of the power outputs to create a dead-time between switching off of one power transistor and switching on of the adjacent power transistor within the half-bridge. The dead times,  $t_{\rm DHL}$  and  $t_{\rm DLH}$ , as shown in Figure 7 case 3 and Figure 8 case 3, have been specified to ensure that the switching slopes do not overlap with each other. This prevents a cross conduction event.



Half bridge outputs switching times - high-side to low-side transition Figure 7






Figure 8 Half bridge outputs switching times-low-side to high-side transition



#### 6.2.3 **Temperature Monitoring**

Temperature sensors are integrated in the power stages. The temperature monitoring circuit compares the measured temperature to the warning and shutdown thresholds. If one or more temperature sensors reach the warning temperature, the temperature pre-warning bit, TPW is set. This bit is latched and can only be cleared via SPI. The outputs stages however remain activated.

If one or more temperature sensors reach the shut-down temperature threshold, all outputs are latched off. The TSD bit in SYS\_DIAG\_1: Global Status 1 is set. All outputs remain deactivated until the TSD bit is cleared. See Figure 9.

To resume normal functionality of the power switch (in the event the overtemperature condition disappears, or to verify if the failure still exists) the microcontroller shall clear the TSD error bit in the status register to reactivate the respective power switch.




Figure 9 **Overtemperature Behavior** 



Table 8 Control and Status register bit state in the event of an overtemperature condition for an activated power switch

REGISTER TYPE	REGISTER NAME	Bit	T <sub>j</sub> < T <sub>jW</sub> Bit State	T <sub>j</sub> > T <sub>jW</sub> Bit State	T <sub>j</sub> > T <sub>jSD</sub> Bit State	$T_{j} < T_{jSD} - T_{jHYS}$ Bit State
Control	HB_ACT_CTRL_n	HBn_HS_EN HBn_LS_EN	1	1	1 (all outputs are latched off)	'1' (outputs are latched off unless error is cleared)
Status	SYS_DIAG_1: Global status 1	TPW	0	1 (latched)	1 (latched)	'0' if error is cleared and $T_i < T_{jW}$ , else '1'
Status	SYS_DIAG_1: Global status 1	TSD	0	0	1 (latched)	'0' if error is cleared, else '1'

### 6.2.4 Overvoltage and undervoltage shutdown

The power supply rails  $V_S$  and  $V_{DD}$  are monitored for supply fluctuations. The  $V_S$  supply is monitored for underand over-voltage conditions where as the  $V_{DD}$  supply is monitored for under-voltage conditions.

### 6.2.4.1 V<sub>s</sub> Undervoltage

In the event the supply voltage  $V_S$  drops below the switch off voltage  $V_{UV\,OFF}$ , all output stages are switched off, however, the logic information remains intact and uncorrupted. The  $V_S$  under-voltage error bit, VS\_UV, located in SYS\_DIAG\_1: Global Status 1 status register, will be set and latched. If  $V_S$  rises again and reaches the switch on voltage  $V_{UV\,ON}$  threshold, the power stages will automatically be activated. The VS\_UV error bit should be cleared to verify if the supply disruption is still present. See **Figure 10**.

### 6.2.4.2 V<sub>s</sub> Overvoltage

In the event the supply voltage  $V_S$  rises above the switch off voltage  $V_{OV\,OFF}$ , all output stages are switched off. The  $V_S$  over-voltage error bit, VS\_OV, located in SYS\_DIAG\_1: Global Status 1 status register, will be set and latched. If  $V_S$  falls again and reaches the switch on voltage  $V_{OV\,ON}$  threshold, the power stages will automatically be activated. The VS\_OV error bit should be cleared to verify if the overvoltage condition is still present. See **Figure 10**.

### 6.2.4.3 $V_{\rm DD}$ Undervoltage

In the event the VDD logic supply decreases below the undervoltage threshold,  $V_{\rm DD\,POffR}$ , the SPI interface shall no longer be functional and the TLE94103EP will enter reset.

The digital block will be initialized and the output stages are switched off to High impedance. The undervoltage reset is released once  $V_{\rm DD}$  voltage levels are above the undervoltage threshold,  $V_{\rm DD\,POR}$ .

The reset event is reported in SYS\_DIAG1 by the NPOR bit (NPOR = 0) once the TLE94103EP is in normal mode (EN = High; VDD >  $V_{DD\,POR}$ ).






Figure 10 Output behavior during under- and overvoltage V<sub>s</sub> condition

### 6.2.5 Open Load

Both high-side and low-side switches of the half-bridge power outputs are capable of detecting an open load in their activated state. If a load current lower than the open load detection threshold,  $I_{\rm OLD}$  for at least  $t_{\rm dOLD}$  is detected at the activated switch, the corresponding error bit, HBn\_HS\_OL or HBn\_LS\_OL is set and latched. A global load error bit, LE, in the global status register, SYS\_DIAG\_1: Global Status 1, is also set for ease of error scanning by the application software. The half-bridge output however, remains activated.

The microcontroller must clear the error bit in the respective status register to determine if the open load is still present or disappeared.



### **Serial Peripheral Interface (SPI)**

# 7 Serial Peripheral Interface (SPI)

The TLE94103EP has a 16-bit SPI interface for output control and diagnostics. This section describes the SPI protocol, the control and status registers.

### 7.1 SPI Description

The 16-bit wide Control Input Word is read via the data input SDI, which is synchronized with the clock input SCLK provided by the microcontroller. SCLK must be Low during CSN falling edge (Clock Polarity = 0). The SPI incorporates an in-frame response: the content of the addressed register is shifted out at SDO within the same SPI frame (see **Figure 17** and **Figure 19**). The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), Low active. After the CSN input returns from Low to High, the word that has been read is interpreted according to the content. The SDO output switches to tri-state status (High impedance) at this point, thereby releasing the SDO bus for other use. The state of SDI is shifted into the input register with every falling edge on SCLK. The state of SDO is shifted out of the output register at every rising edge on SCLK (Clock Phase = 1). The SPI protocol of the TLE94103EP is compatible with independent slave configuration and with daisy chain. Daisy chaining is applicable to SPI devices with the same protocol.

Writing, clearing and reading is done byte wise. The SPI configuration and status bits are not cleared automatically by the device and therefore must be cleared by the microcontroller, e.g. if the TSD bit was set due to over temperature (refer to the respective register description for detailed information).




Figure 11 SPI Data Transfer Timing (note the reversed order of LSB and MSB as shown in this figure compared to the register description)

SPI messages are only recognized if a minimum set time, tSET, is observed upon rising edge of the EN pin (**Figure 12**).



### **Serial Peripheral Interface (SPI)**




Figure 12 Setup time from EN rising edge to first SPI communication




Figure 13 SPI Data Timing

### 7.1.1 Global Error Flag

A logic OR combination between Global Error Flag (GEF) and the signal present on SDI is reported on SDO between a CSN falling edge and the first SCLK rising edge (**Figure 11**). GEF is set if a fault condition is detected or if the device comes from a Power On Reset (POR).

Note: The SDI pin of all devices in daisy chain or non daisy chain mode must be Low at the beginning of the SPI frame (between the CSN falling edge and the first SCLK rising edge).

It is possible to check if the TLE94103EP has detected a fault by reading the GEF without SPI clock pulse (**Figure 14**).






Figure 14 SDO behaviour with 0-clock cycle

### 7.1.2 Global Status Register

The SDO shifts out during the first eight SCLK cycles the Global Status Register. This register provides an overview of the device status. All failures conditions are reported in this byte:

- SPI protocol error (SPI\_ERR)
- Load Error (LE bit): logical OR between Open Load (OL) and Overcurrent (OC) failures
- VS Undervoltage (VS\_UV bit)
- VS Overvoltage (VS\_OV bit)
- Negated Power ON Reset (NPOR bit)
- Temperature Shutdown (TSD bit)
- · Temperature Pre-Warning (TPW bit)

See Chapter 7.7.1 for details.

Note:

The Global Error Flag is a logic OR combination of every bit of the Global Status Register with the exception of NPOR: GEF = (SPI\_ERR) OR (LE) OR (VS\_UV) OR (VS\_OV) OR (NOT(NPOR)) OR (TSD) OR (TPW). It is possible to mask open load failures from the Global Error Flag by setting the OL\_BLANK bit (refer to **Chapter 7.6**).

The following table shows how failures are reported in the Global Status Register and by the Global Error Flag.

Table 9 Failure reported in the Global Status Register and Global Error Flag

Type of Error	Failure reported in the Global Status Register	Global Error Flag
SPI protocol error	SPI_ERR = 1	1
Open load or Overcurrent	LE = 1	1 <sup>1)</sup>
VS Undervoltage	VS_UV = 1	1
VS Overvoltage	VS_OV = 1	1
Power ON Reset	NPOR = 0	1
Thermal Shutdown	TSD = 1	1



Table 9 Failure reported in the Global Status Register and Global Error Flag

Type of Error	Failure reported in the Global Status Register	Global Error Flag
Thermal Warning	TPW = 1	1
No Error and no Power ON Reset	SPI_ERR = 0 LE = 0 VS_UV = 0 VS_OV = 0 NPOR = 1 TSD = 0 TPW = 0	0

<sup>1)</sup> Open load errors are reported in the Global Error Flag only if OL\_BLANK bit is set to 0.

Note: The default value (after Power ON Reset) of NPOR is 0, therefore the default value of GEF is 1.

#### 7.1.3 SPI protocol error detection

The SPI incorporates an error flag in the Global Status Register (SPI\_ERR, Bit7) to supervise and preserve the data integrity. If an SPI protocol error is detected during a given frame, the SPI\_ERR bit is set in the next SPI communication.

The SPI\_ERR bit is set in the following error conditions:

- the number of SCLK clock pulses received when CSN is Low is not 0, or is not a multiple of 8 and at least 16
- the microcontroller sends an SPI command to an unused address. In particular, SDI stuck to High is reported in the SPI\_ERR bit
- the LSB of an address byte is not set to 1. In particular, SDI stuck to Low is reported in the SPI\_ERR bit
- the Last Address Bit Token (LABT, bit 1 of the address byte, see Chapter 7.2) in independent slave configuration is not set to 1
- the LABT bit of the last address byte in daisy chain configuration is not set to 1 (see Chapter 7.3)
- a clock polarity error is detected (see Figure 15 Case 2 and Case 3): the incoming clock signal was High during CSN rising or falling edges.

For a correct SPI communication:

- SCLK must be Low for a minimum t<sub>BEF</sub> before CSN falling edge and t<sub>lead</sub> after CSN falling edge
- SCLK must be Low for a minimum  $t_{lag}$  before CSN rising edge and  $t_{BEH}$  after CSN rising edge






Figure 15 Clock Polarity Error



### 7.2 SPI with independent slave configuration

In an independent slave configuration, the microcontroller controls the CSN of each slave individually (**Figure 16**).




Figure 16 SPI with independent slave configuration

Each SPI communication starts with one address byte followed by one data byte (**Figure 17**). The LSB of the data byte must be set to '1'. The address bytes specifies:

- the type of operation: READ ONLY (OP bit =0) or READ/ WRITE (OP bit = 1) of the configuration bits, and READ ONLY (OP bit =0) or READ & CLEAR (OP bit = 1) of the status bits.
- The target register address (A[6:2])

The Last Address Byte Token bit (LABT, Bit1 of the address byte) must be set to 1, as no daisy chain configuration is used.

While the microcontroller sends the address byte on SDI, SDO shifts out GEF and the Global Status Register.

A further data byte (Bit15...8) is allocated to either configure the half-bridges or retrieve status information of the TLE94103EP.






Figure 17 SPI Operation Mode with independent slave configuration

The in-frame response characteristic enables the microcontroller to read the contents of the addressed register within the SPI command. See Figure 17.



#### 7.3 **Daisy chain operation**

The TLE94103EP supports daisy chain operation with devices with the same SPI protocol. This section describes the daisy chain hardware configuration with three devices from the TLE941xy family (See Figure 18).

The master output (noted MO) is connected to a slave SDI and the first slave SDO is connected to the next slave SDI to form a chain. The SDO of the final slave in the chain will be connected to the master input (MI) to close the loop of the SPI communication frame. In daisy chain configuration, a single chip select, CSN, and clock signal, SCLK, connected in parallel to each slave device, are used by the microcontroller to control or access the SPI devices.

In this configuration, the Master Output must send the address bytes and data bytes in the following order:

- All address bytes must be sent first:
  - Address Byte 1 (for TLE941xy\_1) is sent first, followed by Address Byte 2 (for TLE941xy\_2) etc,...
  - The LABT bit of the last address byte must be 1, while the LABT bit of all the other address bytes must be 0
- The data bytes are sent all together once all address bytes have been transmitted: Data Byte 1 (for TLE941xy\_1) is sent first, followed by Data Byte 2 (for TLE941xy\_2) etc,...

Note:


The signal on the SDI pin of the first IC in daisy chain (and in non-daisy chain mode), must be Low at the beginning of the SPI frame (between CSN falling edge and the first SCLK rising edge). This is because each Global Error Flag in daisy chain operation is implemented in OR logic.

The Master Input (MI), which is connected to the SDO of the last device in the daisy chain receives:


- A logic OR combination of all Global Error Flags (GEF), at the beginning of the SPI frame, between CSN falling edge and the first SCLK rising edge
- The logic OR combination of the GEFs is followed by the Global Status Registers in reverse order. In other words MI receives first the Global Status Register of the last device of the daisy chain
- Once all Global Status Registers are received, MI receives the response bytes corresponding to the respective address and data bytes in reverse order. For example, if the daisy chain consists of three devices with SDO or TLE941xy\_3 connected to MI, the master receives first the Response Byte 3 of TLE941xy\_3 (corresponding to Address Byte 3 and Data Byte 3) followed by the Response Byte 2 of TLE941xy\_2 and finally the Response Byte 1 of TLE941xy\_1.

An example of an SPI frame with three devices from the TLE941xy family is shown in Figure 19.





Example of daisy chain hardware configuration with devices from the TLE941xy family Figure 18



SPI frame with three devices of the TLE941xy family Figure 19

Like in the individual slave configuration, it is possible to check if one or several TLE941xy have detected a fault condition by reading the logic OR combination of all the Global Error Flags when CSN goes Low without any clock cycle (Figure 20).

# infineon

### **Serial Peripheral Interface (SPI)**




Figure 20 Global Error Flag with zero SCLK clock cycle in daisy chain consisting only of TLE941xy devices

Note:

Some SPI protocol errors such as the LSB of an address byte is wrongly equal to 0, may be reported in the SPI\_ERR bit of another device in the daisy chain (refer to **Chapter 7.1.3** and **Chapter 7.7** for more details on SPI\_ERR). In this case some devices might accept wrong data during the corrupted SPI frame. Therefore if one of the devices in the daisy chain reports an SPI error, it is recommended to verify the content of the registers of all devices.

### 7.4 Status register change during SPI communication

If a new failure occurs after the transfer of the data byte(s), i.e. between the end of the last address byte and the CSN rising edge, this failure will be reported in the next SPI frame (see example in **Figure 21**).




Figure 21 Status register change during transfer of data byte - Example in independent slave configuration

### **TLE94103EP**



### **Serial Peripheral Interface (SPI)**

No information is lost, even if a status register is changed during a SPI frame, in particular during a Read and Clear command. For example:

- the microcontroller sends a Read and Clear command to a status register
- the TLE94103EP detects during the transfer the data byte(s) a new fault condition, which is normally reported in the target status register

The incoming Clear command will be ignored, so that the microcontroller can read the new failure in the subsequent SPI frames.

Data inconsistency between the Global Status Register (see **Chapter 7.7**) and the data byte (status register) within the same SPI frame is possible if:

- an open load or overcurrent error is detected during the transfer of the data byte
- the target status register corresponds to the new detected failure

In this case the new failure:

- is not reported in the Global Status Register of the current SPI frame but in the next one
- is reported in the data byte of the current SPI frame

Refer to Figure 21.






Figure 22 Example of inconsistency between Global Error Flag and Status Register when a status bit is changed during the transfer of an address byte



#### 7.5 **SPI Bit Mapping**

The SPI Registers have been mapped as shown in Figure 23 and Figure 24 respectively.

The control registers are READ/ WRITE registers. To set the control register to READ, bit 7 of the address byte (OP bit) must be programmed to '0', otherwise '1' for WRITE.

The status registers are READ/CLEAR registers. To CLEAR any Status Register, bit 7 of the address byte must be set to '1', otherwise '0' for READ.

	15	14	13	12	11	10	9	8	7	6 5 4 3 2 1
		8 Data Bits [D7…D0] for Configuration & Status Information								ess Bits [A70]
ω		HB_ACT_1_CTRL							read/write	0 0 0 0 0 LABT
ROL TER		FM_CLK_CTRL read/write 0 1 1 0 0 LABT 1								
CONT		OLBLK_CTRL read/writ							read/write	1 1 0 1 0 LABT
_ ~		CONFIG_CTRL read 1 1 0 0							1 1 0 0 1 LABT	
JS ERS			SYS	S_DIAG_1	: Global stat	us 1			read/clear	0 0 1 1 0 LABT
ATU		SYS_DIAG_2 : OP ERROR_1_STAT read/clear 1 0 1 1 0 LABT								
ST REG		SYS_DIAG_3: OP ERROR_2_STAT read/clear 0 0 0 0 1 LABT								

Figure 23 **TLE94103EP SPI Register mapping** 

Note: LABT: Last Address Bit Token, refer to Chapter 7.2 and Chapter 7.3.



7	A0		0	0	0	-		0	0	1
7 6 5 4 3 2	ts A7		0 0	1 0	1	0 0		1	1	0 0
2	ess Bit		0	-	-	-		0	0	0
9	Addr		ite 0	ite 0	ite 1	-		ar 0	ar 1	ar 0
7	ccess ty		read/write	read/write	read/write	read		read/clear	read/clear	read/clear
Н	×		_	_	_			_	_	_
	0		S_EN	ved	ved	8,		_	s_oc	S_OL
80	DO		HB1_LS_EN	reserved	reserved	DEV_ID0		0	HB1_LS_OC	HB1_LS_OL
	L		_							
			Z	F	T.	_			ဗ	ОГ
6	D1		HB1_HS_EN	reserved	reserved	DEV_ID1		TPW	HB1_HS_OC	HB1_HS_OL
			HB	ž.	ā				Ë	Ĥ
H	H									
6	2		SEN	ved	ved	_ID2		۵	s_oc	SOL
10	D2		HB2_LS_EN	reserved	reserved	DEV_ID2		TSD	HB2_LS_OC	HB2_LS_OL
		s	Z.				(0		ပ္က	7.
11	D3	TER	HB2_HS_EN	reserved	reserved	reserved	FERS	NPOR	HB2_HS_OC	HB2_HS_OL
	7D0	GIS	HB2	re	92	re	GIST	_	HB2	HB2
H	Bits D	CONTROL REGISTERS					STATUS REGISTERS			
	Data Bi	rRO	EN	ved	pe/	pe/	TUS	\C	3_0C	3_OL
12	D4	LNO	HB3_LS_EN	reserved	reserved	reserved	STA	vo_sv	HB3_LS_OC	HB3_LS_OL
		ပ	r						I	I
			7						0	
13	D5		HB3_HS_EN	reserved	reserved	reserved		VS_UV	нвз_нѕ_ос	HB3_HS_OL
4			HB3_	rese	rese	rese		NS	HB3_F	HB3_
			<u> </u>							
			_	000	_				_	
14	D6		reserved	FM_CLK_MOD0	reserved	reserved		LE	reserved	reserved
			a.	FM_C	2	£			T.	re
Н	H		$\vdash$							
			pe/	FM_CLK_MOD1	ANK	/ed		RR	pe/	/ed
15	D7		reserved	1_CLK	OL_BLANK	reserved		SPI_ERR	reserved	reserved
				FN						
									TAT	TAT
	lame							atus 1	R_1_S	R_2_S
	Register Name							bal st	ERRO	ERRO
	Reg		CTRL	rr	닕	Ŗ.		1 : Glo	2 : OP	3: OP
			HB_ACT_1_CTRL	FM_CLK_CTRL	OLBLK_CTRL	CONFIG_CTRL		SYS_DIAG_1 : Global status 1	SYS_DIAG_2: OP ERROR_1_STAT	SYS_DIAG_3:OP ERROR_2_STAT
			ΗΒ_Λ	FM_C	OLBI	CON		SYS	SYS	SYS
			EK 2	ATN TSI	NEG LO		s	2UT ЯЭТ:	SID E	Я
			-10	a I N	σo			2111	AIS	

Figure 24 TLE94103EP Bit Mapping

Note: LABT: Last Address Bit Token, refer to **Chapter 7.2** and **Chapter 7.3**.



### 7.6 SPI Control Registers

The Control Registers have a READ/WRITE access (see **Chapter 7.5**):

- The 'POR' value is defined by the register content after a POR or device Reset
  - The default value of all control registers is 0000 0000<sub>B</sub> with the exception of CONFIG\_CTRL and FM\_CLK\_CTRL
  - The default value of the CONFIG\_CTRL register is 0000 0101<sub>B</sub>
  - The default value of the FM\_CTLR\_CTRL register is 1100 0000<sub>B</sub>
- One 16-bit SPI command consists of two bytes (see Figure 23 and Figure 24), i.e.
  - an address byte
  - followed by a data byte
- The control bits are not cleared or changed automatically by the device. This must be done by the microcontroller via SPI programming.
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= READ ONLY).
- Writing to a register is done byte wise by setting the SPI bit 7 to "1".



#### **Control register definition** 7.6.1

### HB\_ACT\_1\_CTRL Half-bridge output control 1 (Address Byte [OP] 000 00[LABT]1<sub>B</sub>)

D7	D6	D5	D4	D3	D2	D1	D0
reserved	reserved	HB3_HS_EN	HB3_LS_EN	HB2_HS_EN	HB2_LS_EN	HB1_HS_EN	HB1_LS_EN
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
reserved	D7	rw	Reserved. Always reads as '0'
reserved	D6	rw	Reserved. Always reads as '0'
HB3_HS_EN	D5	rw	Half-bridge output 3 high side switch enable  0 <sub>B</sub> HS3 OFF/ High-Z (default value)  1 <sub>B</sub> HS3 ON
HB3_LS_EN	D4	rw	Half-bridge output 3 low side switch enable  0 <sub>B</sub> LS3 OFF/ High-Z (default value)  1 <sub>B</sub> LS3 ON
HB2_HS_EN	D3	rw	Half-bridge output 2 high side switch enable  0 <sub>B</sub> HS2 OFF/ High-Z (default value)  1 <sub>B</sub> HS2 ON
HB2_LS_EN	D2	rw	Half-bridge output 2 low side switch enable  0 <sub>B</sub> LS2 OFF/ High-Z (default value)  1 <sub>B</sub> LS2 ON
HB1_HS_EN	D1	rw	Half-bridge output 1 high side switch enable  0 <sub>B</sub> HS1 OFF/ High-Z (default value)  1 <sub>B</sub> HS1 ON
HB1_LS_EN	D0	rw	Half-bridge output 1 low side switch enable  0 <sub>B</sub> LS1 OFF/ High-Z (default value)  1 <sub>B</sub> LS1 ON

Note:

The simultaneous activation of both HS and LS switch within a half-bridge is prevented by the digital block to avoid cross current. If both LS\_EN and HS\_EN bits of a given half-bridge are set, the logic turns off this half-bridge.



### FM\_CLK\_CTRL Frequency modulation select (Address Byte [OP]011 00[LABT]1<sub>B</sub>)

D7	D6	D5	D4	D3	D2	D1	D0
FM_CLK_ MOD1	FM_CLK_ MOD0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
FM_MOD_EN	D7:D6	rw	FM Modulation Enable <sup>1)</sup> 00 <sub>B</sub> No modulation  01 <sub>B</sub> Modulation frequency 15.625kHz  10 <sub>B</sub> Modulation frequency 31.25kHz  11 <sub>B</sub> Modulation frequency 62.5kHz (default)
reserved	D5:D4	r	Reserved. Always reads as '0'.
reserved	D3:D2	r	Reserved. Always reads as '0'.
reserved	D1:D0	r	Reserved. Always reads as '0'.

<sup>1)</sup> Not subject to production test, guaranteed by design. Frequency may deviate by ±10%

### **TLE94103EP**



### **Serial Peripheral Interface (SPI)**

### OLBLK\_CTRL Open load blanking setting (Address Byte [OP]110 10[LABT]1)<sub>B</sub>

D7	D6	D5	D4	D3	D2	D1	D0
OL_BLANK	reserved						
rw							

Field	Bits	Туре	Description
OL_BLANK	D7	rw	Internal target:  0 <sub>B</sub> (default) Open load failures are reported in the GEF  1 <sub>B</sub> Open load failures are not reported in the GEF
reserved	D6	rw	To be programmed as '0'.
reserved	D5	rw	Reserved. Always reads as '0'.
reserved	D4	rw	Reserved. Always reads as '0'.
reserved	D3	rw	Reserved. Always reads as '0'.
reserved	D2	rw	Reserved. Always reads as '0'.
reserved	D1	rw	Reserved. Always reads as '0'.
reserved	D0	rw	Reserved. Always reads as '0'.



## CONFIG\_CTRL Device Configuration control (Address Byte [OP]110 01[LABT]1<sub>B</sub>)

D7	D6	D5	D4	D3	D2	D1	D0
reserved	reserved	reserved	reserved	reserved	DEV_ID2	DEV_ID1	DEV_ID0
r	r	r	r	r	r	r	r

Field	Bits	Type	Description
reserved	D7:D3	r	Always reads as '0'
DEV_IDn	D2:D0	r	Device/ derivative identifier
			Note: These bits can be used to verify the silicon content of the device
			000 <sub>B</sub> TLE94112EL chip
			001 <sub>B</sub> TLE94110EL chip
			010 <sub>B</sub> TLE94108EL chip
			011 <sub>B</sub> TLE94106EL/ES chip
			100 <sub>B</sub> TLE94104EP chip
			101 <sub>B</sub> TLE94103EP chip
			110 <sub>B</sub> reserved
			111 <sub>B</sub> reserved



#### 7.7 **SPI Status Registers**

The Control Registers have a READ/CLEAR access (see also **Chapter 7.5**):

- The 'POR Value' of the Status registers (content after a POR or device Reset) and is 0000 0000<sub>B</sub>.
- One 16-bit SPI command consists of two bytes (see Figure 23 and Figure 24), i.e.
  - an address byte
  - followed by a data byte
- Reading a register is done byte wise by setting the SPI bit 7 of the address byte to "0" (= Read Only).
- Clearing a register is done byte wise by setting the SPI bit 7 of the address byte to "1".
- SPI status registers are not cleared automatically by the device. This must be done by the microcontroller via SPI command.



#### **Status register definition** 7.7.1

### SYS\_DIAG1 Global status 1 (Address Byte [OP]001 10[LABT]1<sub>B</sub>)

D7	D6	D5	D4	D3	D2	D1	D0
SPI_ERR	LE	VS_UV	vs_ov	NPOR	TSD	TPW	reserved
rc	r	rc	rc	rc	rc	rc	r

Field	Bits	Туре	Description
SPI_ERR	D7	rc	SPI error detection  0 <sub>B</sub> No SPI protocol error is detected (default value).  1 <sub>B</sub> An SPI protocol error is detected.
LE	D6	r	Load error detection (logic OR combination of Open Load and Overcurrent)  0 <sub>B</sub> No Open Load and no Overcurrent detected (default value)  1 <sub>B</sub> Open Load or Overcurrent detected in at least one of the power outputs. Error latched. Faulty output is latched off in case of Overcurrent
VS_UV	D5	rc	$ \begin{array}{ll} \textbf{VS Undervoltage error detection} \\ \textbf{0}_{\text{B}} & \text{No undervoltage on } \textit{V}_{\text{S}} \text{ detected (default value)} \\ \textbf{1}_{\text{B}} & \text{Undervoltage on } \textit{V}_{\text{S}} \text{ detected. Error latched and all outputs} \\ & \text{disabled.} \end{array} $
VS_OV	D4	rc	$\begin{array}{ll} \textbf{VS Overvoltage error detection} \\ \textbf{0}_{\text{B}} & \text{No overvoltage on } V_{\text{S}} \text{ detected (default value)} \\ \textbf{1}_{\text{B}} & \text{Overvoltage on } V_{\text{S}} \text{ detected. Error latched and all outputs} \\ & \text{disabled.} \end{array}$
NPOR	D3	rc	Not Power On Reset (NPOR) detection  0 <sub>B</sub> POR on EN or VDD supply rail (default value)  1 <sub>B</sub> No POR
TSD	D2	rc	Temperature shutdown error detection  0 <sub>B</sub> Junction temperature below temperature shutdown threshold (default value)  1 <sub>B</sub> Junction temperature has reached temperature shutdown threshold. Error latched and all outputs disabled.
TPW	D1	rc	Temperature pre-warning error detection  0 <sub>B</sub> Junction temperature below temperature pre-warning threshold (default value)  1 <sub>B</sub> Junction temperature has reached temperature pre-warning threshold.
reserved	D0	r	Bit reserved. Always reads '0'.

Note:

The LE bit in the Global Status register is read only. It reflects an OR combination of the respective open load and overcurrent errors of the half-bridge channels. If all OC/OL bits of the respective highside and low-side channels are cleared to '0', the LE bit will be automatically updated to '0'.



### SYS\_DIAG\_2:OP\_ERROR\_1\_STAT Overcurrent error status of half-bridge outputs 1 - 4 (Address Byte $[OP]101\ 10[LABT]1_B$ )

D7	D6	D5	D4	D3	D2	D1	D0
reserved	reserved	HB3_HS_OC	HB3_LS_OC	HB2_HS_OC	HB2_LS_OC	HB1_HS_OC	HB1_LS_OC
rc	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Туре	Description
reserved	D7	rc	Reserved. Always reads as '0'.
reserved	D6	rc	Reserved. Always reads as '0'.
HB3_HS_OC	D5	rc	High-side (HS) switch of half-bridge 3 overcurrent detection  0 <sub>B</sub> No error on HS3 switch (default value)  1 <sub>B</sub> Overcurrent detected on HS3 switch. Error latched and HS3 disabled.
HB3_LS_OC	D4	rc	Low-side (LS) switch of half-bridge 3 overcurrent detection  0 <sub>B</sub> No error on LS3 switch (default value)  1 <sub>B</sub> Overcurrent detected on LS3 switch. Error latched and LS3 disabled.
HB2_HS_OC	D3	rc	High-side (HS) switch of half-bridge 2 overcurrent detection  0 <sub>B</sub> No error on HS2 switch (default value)  1 <sub>B</sub> Overcurrent detected on HS2 switch. Error latched and HS2 disabled.
HB2_LS_OC	D2	rc	Low-side (LS) switch of half-bridge 2 overcurrent detection  0 <sub>B</sub> No error on LS2 switch (default value)  1 <sub>B</sub> Overcurrent detected on LS2 switch. Error latched and LS2 disabled.
HB1_HS_OC	D1	rc	High-side (HS) switch of half-bridge 1 overcurrent detection  0 <sub>B</sub> No error on HS1 switch (default value)  1 <sub>B</sub> Overcurrent detected on HS1 switch. Error latched and HS1 disabled.
HB1_LS_OC	D0	rc	Low-side (LS) switch of half-bridge 1 overcurrent detection  0 <sub>B</sub> No error on LS1 switch (default value)  1 <sub>B</sub> Overcurrent detected on LS1 switch. Error latched and LS1 disabled.



### SYS\_DIAG\_3:OP\_ERROR\_2\_STAT Open load error status of half-bridge outputs 1 - 4 (Address Byte [OP]000 01[LABT]1<sub>B</sub>)

D7	D6	D5	D4	D3	D2	D1	D0
reserved	reserved	HB3_HS_OL	HB3_LS_OL	HB2_HS_OL	HB2_LS_OL	HB1_HS_OL	HB1_LS_OL
rc	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Туре	Description				
reserved D7 rc			Reserved. Reads as '0'.				
reserved	D6	rc	Reserved. Reads as '0'.Low-side (LS) switch of half-bridge 4 open load detection				
HB3_HS_OL	D5	rc	High-side (HS) switch of half-bridge 3 open load detection  0 <sub>B</sub> No error on HS3 switch (default value)  1 <sub>B</sub> Open load detected on HS3 switch. Error latched.				
HB3_LS_OL	D4	rc	Low-side (LS) switch of half-bridge 3 open load detection  0 <sub>B</sub> No error on LS3 switch (default value)  1 <sub>B</sub> Open load detected on LS3 switch. Error latched.				
HB2_HS_OL	D3	rc	High-side (HS) switch of half-bridge 2 open load detection  0 <sub>B</sub> No error on HS2 switch (default value)  1 <sub>B</sub> Open load detected on HS2 switch. Error latched.				
HB2_LS_OL	D2	rc	Low-side (LS) switch of half-bridge 2 open load detection  0 <sub>B</sub> No error on LS2 switch (default value)  1 <sub>B</sub> Open load detected on LS2 switch. Error latched.				
HB1_HS_OL	D1	rc	High-side (HS) switch of half-bridge 1 open load detection  0 <sub>B</sub> No error on HS1 switch (default value)  1 <sub>B</sub> Open load detected on HS1 switch. Error latched.				
HB1_LS_OL	D0	rc	Low-side (LS) switch of half-bridge 1 open load detection  0 <sub>B</sub> No error on LS1 switch (default value)  1 <sub>B</sub> Open load detected on LS1 switch. Error latched.				



### **Application Information**

### **8** Application Information

Note:

The following simplified application examples are given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the real application.

### 8.1 Application Diagram




Figure 25 Application Example for DC-motor loads

### Notes on the application example

- 1. Series resistors between the microcontroller and the signal pins of the TLE94103EP are recommended if an active reverse polarity protection (MOSFET) is used to protect the VS pin. These resistors limit the current between the microcontroller and the device during negative transients on VBAT (e.g. ISO/TR 7637 pulse 1)
- 2. Landing pads for ceramic capacitors at the outputs of the TLE94103EP as close as possible to the connectors are recommended (the ceramic capacitors are not populated if unused). These ceramic capacitors can be mounted if a higher performance in term of ESD capability is required.
- 3. The electrolytic capacitor at the VS pin should be dimensioned in order to prevent the VS voltage from exceeding the absolute maximum rating. PWM operation with a too low capacitance can lead to a VS voltage overshoot, which results in a VS overvoltage detection.

### **TLE94103EP**



### **Application Information**

- 4. Not used (NU) pins and unused outputs are recommended to be left unconnected (open) in the application. If NU pins or unused output pins are routed to an external connector which leaves the PCB, then these outputs should have provision for a zero ohm jumper (depopulated if unused) or ESD protection. In other words, NU and unused pins should be treated like used pins.
- 5. Place bypass ceramic capacitors as close as possible to the VS pins, with shortest connections the GND pins and GND layer, for best EMC performance



### **Application Information**

#### Thermal application information 8.2

Ta = -40°C, Ch1 to Ch3 are dissipating a total of 0.6W (0.2W each).

Ta = 85°C, Ch1 to Ch3 are dissipating a total of 0.405W (0.135W each).




Figure 26 **ZthJA Curve for different PCB setups** 




Figure 27 **ZthJC Curve** 



### **Application Information**

#### 8.3 **EMC Enhancement**

In the event the emissions of the device exceed the allowable limits, a modulation of the oscillator frequency is incorporated to reduce eventual harmonics of the 8MHz base clock. The frequencies can be selected based on the resolution bandwidth of the peak detector during EMC testing.

The selection is achieved by setting the FM\_CLK\_MODn bits in the FM\_CLK\_CTRL register as follows:

00<sub>B</sub>: OFF

01<sub>B</sub>: FM CLK=15.625 kHZ

10<sub>R</sub>: FM CLK=31.25 kHz

 $11_B$ : FM CLK=62.5 kHz



### **Package Outlines**

#### **Package Outlines** 9




Figure 28 **PG-TSDSO-14** (Plastic Green - Dual Small Outline Package)

### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e lead-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

### **TLE94103EP**



### **Revision History**

### 10 Revision History

Revision	Date	Changes
1.0	2017-12-07	Initial release

### Trademarks

Edition 2017-12-07 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Doc\_Number

### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

### 单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon(英飞凌)