

# **XDP<sup>™</sup> Digital Power**

# **Features**

- Flyback controller with Power Factor Correction (PFC)
- Secondary Side Regulated (SSR) Constant Voltage (CV) output
- Integrated 600 V high voltage startup cell
- Supports universal AC input (90  $V_{rms}$  to 305  $V_{rms}$ ) and DC input (127 V to 431 V)
- Enhanced Total Harmonic Distortion (THD) correction
- Enhanced Power Factor (PF) correction
- PF > 0.9 and THD < 10% across a wide load range, for AC input up to 277  $V_{rms}$
- High efficiency and low Electro-Magnetic Interference (EMI), with Quasi-Resonant Mode, switching in valley n (QRMn)
- No-load standby power as low as < 100 mW and low audible noise, with Active Burst Mode (ABM)
- Low EMI with switching frequency dithering for constant DC input
- Reporting of the input voltage, line frequency, controller temperature, input voltage loss, and error code of last triggered protection, via uni-directional *Universal Asynchronous Receiver Transmitter* communication
- Protection features: input over-voltage, input under-voltage, output over-voltage, output short, VCC over-voltage, VCC under-voltage and Integrated Circuit (IC) over-temperature protections
- UL1310 safety feature: Adaptive CS pin maximum voltage and QRMn minimum valley number limits based on estimated input voltage, to prevent excessive output power at higher input voltage
- Digitally configurable parameters: maximum switching frequency, ABM burst frequency, protection threshold and reaction (auto-restart/latch), etc.

# **Product validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

# **Potential applications**

• Front-stage **PFC** converter of the Electronic Control Gear for LED luminaires



# **Description**




Figure 1 **Typical Application for XDPL8219** 

Note:

The **SSR CV** output in **Figure 1** should not be used to directly drive the LEDs. For LED lighting application, it should be converted to constant current output by a second-stage DC-DC switching or linear regulator.

| Product type | Package  | Marking | Firmware version | Ordering code |
|--------------|----------|---------|------------------|---------------|
| XDPL8219     | PG-DSO-8 | L8219   | 0.0.1.1          | SP002990946   |

# **Description**

The XDPL8219 is a high performance **SSR CV** controller for the high power factor flyback converter. The device operates in **QRMn** to maximize the efficiency and minimize the **EMI**, across a wide load range. It enters **ABM** at light load to prevent audible noise and at the same time achieving no-load standby power as low as < 100 mW.

The XDPL8219 detects the input voltage type (AC or constant DC) and adapts its proprietary voltage mode pulse modulator accordingly to enhance the system performance. For AC input, it adapts the pulse modulation to achieve high **PF** (>0.9) and low **THD** (<10%) over wide input and load range. For constant DC input, it adapts the pulse modulation which dithers the switching frequency to lower the EMI over the entire operating range.

Infineon's innovative digital power platform maximizes the XDPL8219 performance in a standard DSO-8 package. The XDPL8219 transmits *UART* signals to report the estimated input voltage, estimated line frequency, controller temperature, last error code and input voltage loss indication. In addition, it provides the maximum design flexibility and performance optimization with parameter configuration via UART. Infineon offers the programming tools including an user friendly **Graphic User Interface** for **Personal Computers**, to configure the XDPL8219 parameters.

The device has a built-in 600 V HV start-up cell and also a proprietary start-up sequence to ensure a fast output voltage rise with minimal overshoot.





# **Table of contents**

# **Table of contents**

|         | Features  | 1  |
|---------|---|----|
|         | Product validation  | 1  |
|         | Potential applications  | 1  |
|         | Description   | 2  |
|         | Table of contents   | 3  |
| 1       | Pin configuration   | 5  |
| 2       | Functional block diagram  | 6  |
| 3       | Functional description  | 7  |
| 3.1     | Startup   |    |
| 3.2     | Regulated mode  |    |
| 3.3     | Operation cycle   |    |
| 3.4     | Line synchronization  |    |
| 3.5     | Enhanced power quality  |    |
| 3.6     | Switching frequency dithering for constant DC input voltage           | 12 |
| 3.7     | Configurable gate voltage rising slope at GD pin                      | 12 |
| 3.8     | UART reporting  |    |
| 3.9     | Input voltage and output voltage estimation                           | 13 |
| 3.9.1   | Output voltage estimation   | 13 |
| 3.9.2   | Input voltage estimation  | 14 |
| 3.10    | Protection features   | 15 |
| 3.10.1  | Primary MOSFET overcurrent protection                                 | 15 |
| 3.10.2  | Output undervoltage protection  | 15 |
| 3.10.3  | Output overvoltage protection   | 16 |
| 3.10.4  | Transformer demagnetization time shortage protection                  | 17 |
| 3.10.5  | Minimum input voltage startup check and input undervoltage protection | 17 |
| 3.10.6  | Maximum input voltage startup check and input overvoltage protection  | 18 |
| 3.10.7  | VCC undervoltage lockout  | 18 |
| 3.10.8  | VCC undervoltage protection   | 18 |
| 3.10.9  | VCC overvoltage protection  | 19 |
| 3.10.10 | IC overtemperature protection   | 19 |
| 3.10.11 | Other protections   | 19 |
| 3.10.12 | Protection reactions  | 20 |
| 3.11    | Debug mode  | 20 |
| 4       | List of Parameters  | 21 |
| 5       | Electrical Characteristics and Parameters                             | 27 |
| 5.1     | Package Characteristics   |    |
| 5.2     | Absolute Maximum Ratings  | 27 |
|         |   |    |



# **Table of contents**

| 5.3 | Operating Conditions          | 28 |
|-----|-------------------------------|----|
| 5.4 | DC Electrical characteristics |    |
| 6   | Package Dimensions            | 40 |
| 7   | References                    | 41 |
| 8   | Revision History              | 41 |
|     | Glossary                      | 41 |
|     | Disclaimer                    | 45 |



# 1 Pin configuration

## Pin configuration 1

Pin assignments and basic pin description information are shown below.




Figure 2 **Pinning of XDPL8219** 

#### Table 1 Pin definitions and functions

| Name | Pin | Туре | Function  |
|------|-----|------|---|
| ZCD  | 1   | I    | Zero-crossing detection:  |
|      |     |      | The ZCD pin is connected to the transformer auxiliary winding via external resistors divider. It is used for zero-crossing detection, primary-side output voltage sensing and input voltage sensing.  |
| FB   | 2   | I    | Secondary Side Feedback: The FB pin is used as a feedback pin for SSR.  |
| CS   | 3   | I    | Current sensing: The CS pin is used for Flyback MOSFET current sensing via external shunt resistor.   |
| GD   | 4   | 0    | Gate driver: The <i>GD</i> pin is used for Flyback MOSFET gate drive control via external series resistor.  |
| HV   | 5   | I    | High voltage: The HV pin is connected to the rectified input voltage via external series resistor. The HV pin is used to charge VCC pin voltage during startup and protection, via an internal 600 V startup cell. In addition, it is also used for line synchronization. |
| UART | 6   | I/O  | UART configuration: The UART pin is used as the digital interface for IC parameter configuration. It can also be used for the information reporting based on the uni-directional UART communication (when UART reporting is enabled).                                     |
| VCC  | 7   | I    | Operating voltage supply and sensing  |
| GND  | 8   | -    | <i>IC</i> grounding   |





# 2 Functional block diagram

### **Functional block diagram** 2

The functional block diagram shows the basic data flow from input pins via signal processing to the output pins.




Figure 3 XDPL8219 functional block diagram



# 3 Functional description

### **Functional description** 3

The functional description provides an overview about the integrated functions and features as well as their relationship. The mentioned parameters and equations are based on typical values at  $T_A = 25$ °C. The corresponding min. and max. values are shown in the electrical characteristics.

### 3.1 **Startup**

The XDPL8219 enters startup phase upon checking the pre-startup conditions (e.g. estimated input voltage, IC temperature) are within limits. During the startup phase, the soft start phase is initiated and followed by the output charging phase. The soft start phase is to minimize the component stress during startup, while the output charging phase is to fast charge the output voltage to V<sub>out,start</sub> parameter for fast VCC voltage self supply takeover from the primary auxiliary winding.

After the startup phase is ended without any protection triggering, the regulated mode will be entered for output regulation based on the feedback voltage mapping.

### 3.2 **Regulated mode**

In regulated mode, the FB pin voltage signal is periodically sampled and digitally filtered. Based on the filtered feedback voltage V<sub>FB.filtered</sub> mapping in *Figure 4*, the mode of operation (*QRMn*, *Discontinuous Conduction* **Mode (DCM)** or **ABM**) and the respective switching parameters (on-time  $t_{on}$ , valley number  $N_{valley}$ , minimum switching period  $t_{sw,min}$ , pulse number  $n_{ABM}$ ) are periodically updated in each **Operation cycle**. The update rate of each switching parameter is independent, and can differ based on the operating mode and conditions.

# FB pin voltage pull-up and sampling

The controller has a typical voltage reference  $V_{\text{REF}}$  of 2.428 V, which is internally connected to its FB pin via an internal pull-up resistor. The internal pull-up resistor value is configurable between 2.25 kohm and 7.5 kohm, based on the  $R_{\rm FB,\,null\,up}$  parameter. For the power savings in ABM, the controller disables the internal pull-up during sleep.

To have a high signal-to-noise ratio, the FB pin voltage is periodically sampled, at the end of the CS leading edge blanking time  $t_{CS,LEB}$ .

## Feedback voltage filtering

The filtering of the sampled feedback voltage depends on the operating mode and conditions:

- ORMn/DCM:
  - When the HV pin Line synchronization is properly in place with an AC input, or when a constant DC input voltage is detected by the controller, for a duration more than the  $n_{\rm notch,blank}$  parameter, a digital notch filter is enabled. Otherwise, the sampled feedback voltage is processed by a digital low pass filter, to reduce the high frequency component.
  - The digital notch filter suppresses either the double-line-frequency sine-wave component of an AC input, or the sine-wave component generated by the Switching frequency dithering for constant DC input **voltage**, to stabilize the filtered feedback voltage V<sub>FB filtered</sub>.
- - The sampled feedback voltage is processed by a digital low pass filter during the burst pulsing, to reduce the high frequency component.

# XDP™ Digital Power

# 3 Functional description

## Filtered feedback voltage mapping




Figure 4 Filtered feedback voltage mapping

## QRMn/DCM:

The  $t_{\text{on}}$ ,  $t_{\text{sw,min}}$  and  $N_{\text{valley}}$  in **Figure 4** are mapped from the filtered feedback voltage  $V_{\text{FB,filtered}}$ . In QRMn, to switch on the MOSFET at the N<sub>valley</sub> of the drain voltage, the system-dependent QRMn switching period  $t_{sw.ORMn}$  has to be more than  $t_{sw.min}$ . If the drain voltage valley of  $N_{valley}$  happens before  $t_{sw.min}$  is reached, the controller operates in DCM and the DCM switching period  $t_{sw,DCM}$  follows  $t_{sw,min}$ . For a smoother transition when the  $N_{\text{valley}}$  changes, the device can compensate the  $t_{\text{on}}$  curve using

 $c_{\text{valley,comp}}$  parameter. To stabilize the  $N_{\text{valley}}$  in steady state operation, a hysteresis on  $N_{\text{valley}}$  change is applied, and the N<sub>vallev</sub> is only updated once in each **Operation cycle**. If the N<sub>vallev</sub> change is more than a  $N_{\text{vallev,fast}}$  parameter, the controller can speed up the  $N_{\text{vallev}}$  update for a better dynamic load response.

Note:


Either t<sub>on</sub> or t<sub>sw.min</sub>, or both can be modulated over every **Operation cycle** to achieve either the Enhanced power quality for AC input, or the Switching frequency dithering for constant DC input voltage.

## ABM:

 $t_{\rm on}$  and  $n_{\rm burst}$  are mapped from  $V_{\rm FB,filtered}$  taken at the last pulse of previous burst cycle. Typically, the controller has a burst interval which is approximately the configured  $1/f_{burst}$  and enters the sleep mode for power saving after completing the last pulse of each burst cycle, as shown in *Figure 5*. However, if the UART reporting feature is enabled with  $EN_{UART,reporting}$  parameter, either a longer than typical burst interval or a delayed sleep mode entry, or both can occur occasionally, for instance when the UART signal transmission can not be completed within the typical burst interval or before the last pulse of a burst cycle.



# 3 Functional description




**Typical ABM switching waveforms** Figure 5

Note:

The ABM switching pulse frequency typically follows the minimum switching frequency parameter f<sub>sw,min</sub> (26.9 kHz typ.) but it can be modulated over every **Operation cycle** to achieve the Switching frequency dithering for constant DC input voltage.

# Regualted mode CS pin maximum voltage and minimum valley number limits

In regulated mode, the minimum valley number limit  $N_{\text{valley,min}}(V_{\text{in}})$  and CS pin maximum voltage limit  $V_{\text{OCP1}}(V_{\text{in}})$ are both adaptive based on the estimated input voltage  $V_{\rm in}$ , as shown in *Figure 6*, to prevent excessive output power at higher input voltage. The effective on-time is lower than the mapped  $t_{on}$  in **Figure 4**, if the conducting MOSFET current rises to a level of  $V_{OCP1}(V_{in})$  after the CS leading edge blanking time  $t_{CS,LFB}$  (480 ns typ.).



Regulated mode CS pin maximum voltage and minimum valley number limits Figure 6 adaptation based on estimated input voltage Vin

 $V_{\text{OCP1}}(V_{\text{in}})$  and  $N_{\text{vallev,min}}(V_{\text{in}})$  are adapted once in every **Operation cycle**. Note:



## 3 Functional description

### **On-time limits**

The on-time limits in *Figure 4* are adaptive based on the estimated input voltage  $V_{\rm in}$ .


To sense the output over-voltage level of  $V_{\text{outOV}}$  parameter, the device calculates a  $t_{\text{on,min,V,out,sense}}(V_{\text{in}})$ variable, which is the estimated minimum on-time to achieve the desired minimum transformer demagnetization time of  $t_{min,demag}$  parameter, at the peak of the estimated input voltage  $V_{in,peak}$ . The minimum on-time limit  $t_{\text{on,min}}(V_{\text{in}})$  is based on the  $t_{\text{on,min}}$  parameter or the  $t_{\text{on,min,V,out,sense}}(V_{\text{in}})$  variable, whichever is higher, as shown in Figure 7.

For  $V_{\rm in}$  between the lowest operational input voltage parameter  $V_{\rm in,low}$  and the input over-voltage protection level parameter  $V_{\rm inOV}$ , the maximum on-time limit  $t_{\rm on,max}(V_{\rm in})$  is scaled to compensate the influence of input voltage on feedback gain.

For  $V_{in}$  from  $V_{in,low}$  to the input under-voltage protection level parameter  $V_{in,UV}$ ,  $t_{on,max}(V_{in})$  can be linearly reduced from  $t'_{on,max,at,V,in,low}$  parameter to  $t_{on,max,at,Vin,UV}$  parameter, to limit the maximum power during brown-out.

## ABM:

For  $V_{\rm in}$  decreased from  $V_{\rm in,high}$ , the ABM minimum on-time limit  $t_{\rm on,min,ABM}(V_{\rm in})$  is increased from  $t_{\rm on,min,ABM}$ parameter, to reduce the burst pulse number for a lower standby power at lower input voltage.



On-time limits adaptation based on estimated input voltage Vin Figure 7

 $t_{\text{on,min}}(V_{\text{in}})$ ,  $t_{\text{on,max}}(V_{\text{in}})$ , and  $t_{\text{on,min,ABM}}(V_{\text{in}})$  are adapted once in every **Operation cycle**. Note:

# Feedback voltage maximum limit

When the regulated mode is entered, the filtered feedback voltage maximum limit  $V_{FB,filtered,max}$  is ramped up from  $V_{\text{FB,limit,start}}$  (1.2 V typ.) to  $V_{\text{REF}}$  (2.428 V typ.), with an incremental voltage step of  $V_{\text{FB,limit,step}}$  parameter after every  $t_{FB,limit,step}$ .

As shown in *Figure 8*, when  $V_{FB,filtered}$  is higher than  $V_{FB,filtered,max}$  initially in the regulated mode entering, the feedback voltage mapping is based on  $V_{\mathsf{FB},\mathsf{filtered},\mathsf{max}}$  ramp, to prevent the excessive output voltage overshoot during output rise. When  $V_{FB,filtered}$  gets lower than  $V_{FB,filtered,max}$ , the feedback voltage mapping then follows  $V_{\text{FB.filtered}}$ , for the steady-state output regulation.



## 3 Functional description




Figure 8 Feedback voltage maximum limit

# 3.3 Operation cycle

The period of every XDPL8219 operation cycle is 9.823 ms by default. When the *HV* pin *line synchronization* is enabled and properly in place with an AC input, it is approximately the half-sine-wave period of an AC input, else it follows the default value.

# 3.4 Line synchronization

Depending on the operation conditions, the XDPL8219 enables the line synchronization which senses the HV pin signal, to detect the input voltage type and the double-line-frequency of an AC input voltage.

If the *HV* pin line synchronization detected input voltage type is AC, the *HV* pin line synchronization is enabled in *QRMn* and *DCM*, and disabled in *ABM*. It takes some time for the initially enabled *HV* pin line synchronization to be properly in place with an AC input. When the *HV* pin line synchronization is properly in place with an AC input, the double-line-frequency or the half-sine-wave period detected by the controller is synchronized with the AC input, and the *HV* pin signal sensing duty cycle is lowered to reduce the *HV* pin series resistor power consumption.

If the *HV* pin line synchronization detected input voltage type is a constant DC, the *HV* pin line synchronization is disabled, and can only be re-enabled in QRMn and DCM, when an input voltage type change to AC is detected from the *Input voltage estimation* via *ZCD* pin and *CS* pin signals.

If the *UART reporting* feature is enabled and ABM is entered immediately upon start-up, the *HV* pin line synchronization is enabled initially for a short period of time to detect the initial line frequency.

Attention: To ensure the HV pin line synchronization can be established and properly in place with an AC input, the AC input should be a stable sinusoidal waveform with frequency between 45 Hz and 66 Hz. Additionally, the rectified AC input connected to the HV pin via external resistor also should not have excessive noise.

# 3.5 Enhanced power quality

In **QRMn** and **DCM**, the *HV* pin synchronized double-line-frequency of the AC input is used as the digital filter notch frequency, to suppress the double-line-frequency sine-wave component of the feedback voltage, to achieve good **PFC** and **THD** correction. In QRMn and DCM, by synchronizing the regulated mode **Operation cycle** with the AC input half-sine-wave period, the controller can also modulate the switching parameters depending on the phase angle, to enhance the PFC and THD correction.

# XDP™ Digital Power



## 3 Functional description

## **Enhanced THD correction**

By enabling the EN<sub>ETHDC</sub> parameter, the controller compensates the input current distortion caused by the changing QRMn duty cycle over the AC input half-sine-wave period.

## **Enhanced power factor correction**

For better PFC, the patented enhanced PFC (EPFC) feature can be enabled by configuring C<sub>FMI</sub> parameter value above zero and fine-tuning the value, to compensate the input current displacement effect which is mainly caused by the DC link filter capacitor  $C_{DC.filter}$  and the line filter.

### Switching frequency dithering for constant DC input voltage 3.6

To lower the **EMI** while operating with a constant DC input voltage, the switching frequency dithering feature can be enabled by configuring  $c_{\text{dither}}$  parameter above zero. Based on the modulation gain parameter  $c_{\text{dither}}$ ,  $t_{\rm on}$  and  $t_{\rm sw,min}$  are modulated in **QRMn** and **DCM**, while  $t_{\rm sw,min}$  is modulated in **ABM**, to dither the switching frequency.

### Configurable gate voltage rising slope at GD pin 3.7

The typical gate drive peak voltage  $V_{GD,pk}$  is 12 V. To achieve a good balance of switching loss and *EMI*, the gate voltage rising slope which determines the MOSFET switching on speed can be controlled, by configuring the gate driver peak source current parameter  $I_{GD,pk}$ .




Figure 9 Configurable gate voltage rising slope and component saving

### **UART** reporting 3.8

XDPL8219 **UART** reporting can be enabled to transmit data packet which contains the following data, at specific timings and conditions:

- Last estimated input voltage rms value  $V_{in}$ , based on the *Input voltage estimation*
- Last detected line frequency or input voltage type, based on the HV pin Line synchronization
- Last measured *IC* junction temperature, based on its internal sensor
- Indication of an input voltage loss, if the consecutive number of too low ZCD pin -I<sub>IV</sub> sampling value has exceeded the limit
- Error code of the last triggered protection before auto-restart

The UART reporting is based on the uni-directional UART communication with a fixed baud rate of 9600 bps.

3 Functional description

# 3.9 Input voltage and output voltage estimation

XDPL8219 estimates the input voltage and output voltage based on the ZCD pin switching signal. As shown in the waveform example in *Figure 10*, the transformer primary auxiliary winding voltage  $V_{AUX}$  contains information on the reflected input voltage and reflected output voltage, which can be measured at ZCD pin using a resistor divider.




Figure 10 Flyback switching waveform example in QRM1

# 3.9.1 Output voltage estimation

The output voltage is estimated by sensing the reflected output voltage signal from the transformer primary auxiliary winding voltage  $V_{\rm AUX}$ , when the MOSFET is switched off and near the end of transformer demagnetization. A resistor divider with  $R_{\rm ZCD,1}$  and  $R_{\rm ZCD,2}$  adapts the voltage at ZCD pin based on its operational range, while a ZCD pin filter capacitor  $C_{\rm ZCD}$  is needed for noise filtering, as shown in **Figure 11**.

Based on the sampled ZCD pin voltage  $V_{\text{ZCD,SH}}$  at the timing of  $t_{\text{ZCD,sample}}$  shown in **Figure 10**, which is approximately a quarter of oscillation period ( $T_{\text{osc}}/4$ ) before the 1<sup>st</sup> zero crossing of  $V_{\text{AUX}}$ , a ratio of the reflected output voltage signal from  $V_{\text{AUX}}$  is sensed. In **QRMn** and **DCM**, the typical interval of each  $V_{\text{ZCD,SH}}$  sampling is

# **XDP<sup>™</sup> Digital Power**



## 3 Functional description

approximately 1/64 of the regulated mode **Operation cycle**, while the oscillation period  $T_{\rm osc}$  is measured once during startup and updated every 7<sup>th</sup> regulated mode **Operation cycle**.

Note:

As  $V_{AUX}$  zero crossing can only be detected by the IC via ZCD pin upon its internal analog delay plus external delay caused by C<sub>ZCD</sub>, t<sub>ZCDPD</sub> parameter fine-tuning is needed to compensate such delays, to have the proper timing of  $t_{ZCD,sample}$  for output voltage estimation.

Attention: Please note that the transformer demagnetization time  $t_{demag}$  has to be at least 2.0  $\mu s$  at the peak of input voltage, to ensure that the reflected output voltage can be sensed properly at the ZCD pin.

The estimated output voltage  $V_{\text{out}}$  is based on:

$$V_{\text{out}} = V_{\text{ZCD, SH}} \cdot \frac{R_{\text{ZCD, 1}} + R_{\text{ZCD, 2}}}{R_{\text{ZCD, 2}}} \cdot \frac{N_S}{N_a} - V_d$$

# **Equation 1**

Where  $N_s$  is the transformer secondary main winding turns,  $N_a$  is the transformer primary auxiliary winding turns and  $V_d$  is the secondary main output diode forward voltage (assumed by the controller as 0.7 V).




Figure 11 Output voltage estimation based on V<sub>ZCD,SH</sub>

The estimated output voltage V<sub>out</sub> is used for output voltage protections, so it is important to ensure that IC parameters  $R_{ZCD,1}$ ,  $R_{ZCD,2}$ ,  $N_s$  and  $N_a$  are configured as per the actual system hardware dimensioning.

### Input voltage estimation 3.9.2

The input voltage is estimated by sensing the reflected input voltage signal from the transformer primary auxiliary winding voltage V<sub>AUX</sub>, when the MOSFET is switched on. As the reflected input voltage signal is a negative voltage which cannot be sensed directly, the voltage at ZCD pin is clamped to a negative voltage of  $V_{\text{INPCLN}}$ . A resistor divider with  $R_{\text{ZCD},1}$  and  $R_{\text{ZCD},2}$  adapts  $-I_{\text{IV}}$  which is the clamping current flowing out of ZCD pin, based on its operational range, while a ZCD pin filter capacitor C<sub>ZCD</sub> is needed for noise filtering, as shown in Figure 12.

Based on the sampled clamping current - $I_{IV}$  at the timing of  $t_{CS,sample}$  shown in *Figure 10*, which is at the end of on-time, the reflected input voltage signal from  $V_{AUX}$  is sensed. The typical interval of each  $-I_{IV}$  sample is approximately 1/64 of the regulated mode Operation cycle, when the XDPL8219 is awake and gate driver output is switching.

The estimated peak input voltage  $V_{\text{in,peak}}$  over every regulated mode **Operation cycle** is based on:

$$V_{\text{in, peak}} = \max \left\{ \frac{N_p}{N_a} \cdot \left[ \left( -I_{\text{IV}} - \frac{V_{\text{INPCLN}}}{R_{\text{ZCD},2}} \right) \cdot R_{\text{ZCD},1} - V_{\text{INPCLN}} \right] + \frac{R_{\text{in}}}{R_{\text{CS}}} \cdot V_{\text{CS, peak}} \right\}$$

# **Equation 2**

Where  $N_p$  is the primary main winding turns,  $N_a$  is the primary auxiliary winding turns,  $R_{CS}$  is the CS pin shunt resistor value,  $V_{CS,peak}$  is the peak CS pin voltage, and  $R_{in}$  is the fine-tuning parameter for input voltage sensing accuracy improvement by compensating the switching frequency voltage ripple on C<sub>DC,filter</sub>.



## 3 Functional description

Regardless of the input voltage type is AC or a constant DC, the estimated input voltage  $V_{in}$  in rms value is assumed by the controller as 0.707 of  $V_{\text{in,peak}}$  based on a filtered value over a few regulated mode operation cycles. The update rate of  $V_{in}$  is once per regulated mode operation cycle.




Figure 12 Input voltage estimation based on -IIV

The estimated input voltage  $V_{in}$  is used for input voltage protections, so it is important to ensure that ICparameters  $R_{ZCD,1}$ ,  $R_{ZCD,2}$ ,  $N_p$ ,  $N_a$  and  $R_{CS}$  are configured as per the actual system hardware dimensioning.

#### **Protection features** 3.10

Protections ensure the operation of the controller under restricted conditions. The protection monitoring signal(s) sampling rate, protection triggering condition(s) and protection reaction are described in this section.

Attention: The sampled protection monitoring signal accuracy is subjective to the digital quantization, tolerances of components (including IC) and estimations with indirect sensing (e.g. input and output voltage estimations based on ZCD, CS pin signals), while the protection level triggering accuracy is subjective to the sampled signal accuracy, sampling delay, indirect sensing delay (e.g. reflected output voltage signal cannot be sensed by ZCD pin near AC input phase angle of 0° and 180°) and blanking time.

### 3.10.1 **Primary MOSFET overcurrent protection**

 $V_{OCP2}$  denotes the CS pin voltage level 2 for primary MOSFET overcurrent protection. Under the single fault condition of shorted primary main winding, the primary MOSFET overcurrent protection is triggered when the CS pin voltage exceeds  $V_{OCP2}$  for longer than a blanking time based on  $t_{CSOCP2}$  parameter. The level of  $V_{OCP2}$  is automatically selected based on Table 2.

 $V_{OCP2}$  level selection depending on  $V_{OCP1,at,V,in,low}$  parameter value Table 2

| V <sub>OCP1,at,V,in,low</sub> (V) | V <sub>OCP2</sub> (V) |
|-----------------------------------|-----------------------|
| 0.34 to 0.36                      | 0.6                   |
| 0.37 to 0.54                      | 0.8                   |
| 0.55 to 0.72                      | 1.2                   |
| 0.73 to 1.08                      | 1.6                   |

The reaction of primary MOSFET overcurrent protection is fixed as auto-restart.

### **Output undervoltage protection** 3.10.2

In case of a short or an overload on the output, the output voltage may drop to a low level. The output undervoltage protection can be triggered, if the condition is met by monitoring the estimated output voltage  $V_{\text{out}}$  based on the ZCD pin switching signal (see **Output voltage estimation** for details).

EN<sub>UVP.Vout</sub> parameter refers to the enable switch for the regulated mode output undervoltage protection. In regulated mode, if  $EN_{UVP,Vout}$  parameter is enabled and the estimated output voltage  $V_{out}$  is lower than  $V_{outUV}$ 



## 3 Functional description

parameter for longer than a blanking time of  $t_{VoutUV,blank}$  parameter, the regulated mode output undervoltage protection is triggered. The reaction of regulated mode output undervoltage protection is configurable to either auto-restart or latch mode based on Reaction UVP. Vout parameter.

Regulated mode output undervoltage protection is not available while the controller operates in Attention:




Figure 13 Regulated mode output undervoltage protection triggering waveform example

In startup phase, if the estimated output voltage  $V_{\text{out}}$  is lower than the  $V_{\text{out,start}}$  parameter level after a timeout period of  $t_{\text{start max}}$  parameter, the startup output undervoltage protection is triggered.  $t_{\text{start max}}$  parameter refers to the maximum allowable duration of the startup phase, which consists of soft-start phase and output charging phase. It can be indirectly configured with VCC capacitance parameter  $C_{VCC}$ .

The reaction of startup output undervoltage protection is fixed as auto-restart.




Figure 14 Normal startup and startup output undervoltage (short) protection waveform example

### 3.10.3 **Output overvoltage protection**

In case of FB pin open, the output voltage may rise to a high level. The output overvoltage protection can be triggered, if the condition is met by monitoring the estimated output voltage  $V_{\text{out}}$  based on the ZCD pin switching signal (see **Output voltage estimation** for details).

If the estimated output voltage  $V_{\text{out}}$  is higher than  $V_{\text{outOV}}$  for longer than a blanking time, the output overvoltage protection is triggered. The output overvoltage protection blanking time is typically a quarter of the *Operation* cycle. The reaction of the output overvoltage protection is configurable to auto-restart or latch-mode based on Reaction<sub>OVP,Vout</sub> parameter.

Attention: Output overvoltage protection is not available while the controller operates in ABM.

Attention: It is mandatory to ensure that Voutov is configured well below the actual output capacitor voltage rating Vout, cap, rating , while the Vout, cap, rating is not exceeded in actual testing with all the necessary test conditions. The protection level triggering accuracy is subjective to the sampled

## 3 Functional description

signal accuracy, sampling delay, indirect sensing delay (e.g. reflected output voltage signal cannot be sensed by ZCD pin near AC input phase angle of 0° and 180°) and blanking time.




Figure 15 **Output overvoltage protection** 

### Transformer demagnetization time shortage protection 3.10.4

In case of insufficient transformer demagnetization time, the reflected output voltage signal cannot be properly sensed via the ZCD pin. If such condition presents for longer than 50% of the regulated mode operation cycle, the protection will be triggered. The reaction of this protection is fixed as auto-restart.

Transformer demagnetization time shortage protection is not available while the controller Attention: operates in ABM.

## Minimum input voltage startup check and input undervoltage 3.10.5 protection

By monitoring the estimated input voltage  $V_{in}$  mainly based on the ZCD pin switching signal (see Input voltage estimation for details), the minimum input voltage startup check can be performed, and the input undervoltage protection can be triggered if the condition is met.

 $EN_{\text{IJVP In}}$  parameter refers to the enable switch for the minimum input voltage startup check (based on  $V_{\text{in.start.min}}$ ) and input undervoltage protection (based on  $V_{\text{inUV}}$ ).

Note:  $V_{\text{in,start,min}}$  parameter refers to the minimum input voltage level for startup, while  $V_{\text{inUV}}$  parameter refers to the input undervoltage protection level.

During pre-startup check, if  $EN_{UVP,In}$  parameter is enabled and the estimated input voltage  $V_{in}$  is lower than  $V_{\text{in,start,min}}$ , the startup phase will not be entered and the protection reaction of auto-restart will be performed. Upon startup and in the regulated mode, the input undervoltage protection triggering condition depends on the operating mode:

## QRMn/DCM:

If  $EN_{UVP,In}$  parameter is enabled and the estimated input voltage  $V_{in}$  is lower than  $V_{inUV}$  for longer than a blanking time  $t_{VinUV,blank}$ , the input undervoltage protection will be triggered.  $t_{VinUV,blank}$  is typically 10 times of the regulated mode **Operation cycle**.

If  $EN_{\text{UVP,In}}$  parameter is enabled,  $EN_{\text{VIN,ABM}}$  parameter is enabled and the estimated input voltage  $V_{\text{in}}$  is lower than  $V_{inUV}$  for longer than a blanking time, the input undervoltage protection will be triggered. The blanking time of the input undervoltage protection may deviate from the blanking time in other modes due to a integer rounding to a number of bursts.



## 3 Functional description

Note: EN<sub>VIN.ABM</sub> refers to the enable switch for input voltage protections in Active Burst Mode (ABM).

The reaction of the input undervoltage protection is fixed as auto-restart.

## 3.10.6 Maximum input voltage startup check and input overvoltage protection

By monitoring the estimated input voltage  $V_{in}$  mainly based on the ZCD pin switching signal (see Input voltage estimation for details), the maximum input voltage startup check can be performed, and the input overvoltage protection can be triggered if the condition is met.

EN<sub>OVP In</sub> parameter refers to the enable switch for the maximum input voltage startup check (based on  $V_{\text{in,start,max}}$ ) and input overvoltage protection (based on  $V_{\text{inOV}}$ ).

 $V_{\rm in,start,max}$  parameter refers to the maximum input voltage level for startup, while  $V_{\rm inOV}$  parameter Note: refers to the input overvoltage protection level.

During pre-startup check, if  $EN_{\text{OVP,In}}$  parameter is enabled and the estimated input voltage  $V_{\text{in}}$  is higher than  $V_{\text{in,start,max}}$ , the startup phase will not be entered and the protection reaction of auto-restart will be performed. Upon startup and in the regulated mode, the input overvoltage protection triggering condition depends on the operating mode:

## **QRMn/DCM**:

If  $EN_{OVP,In}$  parameter is enabled and the estimated input voltage  $V_{in}$  is higher than  $V_{inOV}$  for longer than a blanking time  $t_{VinOV,blank}$ , the input overvoltage protection will be triggered.  $t_{VinOV,blank}$  is typically 1 regulated mode **Operation cycle**.

## ABM:

If  $EN_{OVP,In}$  parameter is enabled,  $EN_{VIN,ABM}$  parameter is enabled and the estimated input voltage  $V_{in}$  is higher than V<sub>inOV</sub> for longer than a blanking time, the input overvoltage protection will be triggered. The blanking time of the input overvoltage protection may deviate from the blanking time in other modes due to a integer rounding to a number of bursts.

Note: EN<sub>VIN ABM</sub> refers to the enable switch for input voltage protections in Active Burst Mode (ABM)

The reaction of the input overvoltage protection is fixed as auto-restart.

### 3.10.7 VCC undervoltage lockout

The Undervoltage Lockout (UVLO) is implemented in the hardware. It ensures the enabling and disabling of the IC operation based on the defined thresholds of the operating supply voltage  $V_{VCC}$  at the VCC pin.

The UVLO contains a hysteresis with the voltage thresholds  $V_{VCCon}$  for enabling the controller and  $V_{UVOFF}$  for disabling the controller. Once the mains input voltage is applied, current flows through an external resistor into the HV pin via the integrated depletion cell and diode to the VCC pin. The controller is enabled once V<sub>VCC</sub> exceeds the  $V_{VCCon}$  threshold and  $V_{VCC}$  will then start to drop. For normal startup,  $V_{VCC}$  supply should be taken over by either external supply or the self-supply via the auxiliary winding before  $V_{VCC}$  drops to  $V_{UVOFF}$ .

### VCC undervoltage protection 3.10.8

The VCC voltage sampling interval is approximately 1/64 of the regulated mode Operation cycle, when the XDPL8219 is awake and the gate driver output is switching. In regulated mode, if EN<sub>VCC,UVP</sub> parameter is enabled and the filtered value out of the VCC sampling is lower than the VCC undervoltage protection level V<sub>VCC,min</sub> for longer than a blanking time, the VCC undervoltage protection will be triggered. The VCC undervoltage protection reaction is fixed as auto-restart.



# 3 Functional description

### **VCC** overvoltage protection 3.10.9

The VCC voltage sampling interval is approximately 1/64 of the Operation cycle, when the XDPL8219 is awake and the gate driver output is switching. If the filtered value out of the VCC voltage sampling data is higher than the VCC overvoltage protection level  $V_{VCC.max}$ , the VCC overvoltage protection will be triggered. The VCC overvoltage protection reaction is configurable to auto-restart or latch-mode based on Reaction<sub>VCC OVP</sub> parameter.

### 3.10.10 IC overtemperature protection

The *IC* junction temperature  $T_i$  is sampled 1 time every regulated mode *Operation cycle*. If the sampled IC junction temperature  $T_i$  is higher than  $T_{critical}$  parameter, the IC overtemperature protection will be triggered. The protection reaction is fixed as auto-restart, while the maximum junction temperature for startup and restart T<sub>start,max</sub> is fixed as 4°C below T<sub>critical</sub>.

If  $T_{\text{critical}}$  is configured above 119°C, the maximum switching frequency parameter  $f_{\text{sw,max}}$  cannot be configured above 186.4 kHz. If  $T_{\text{critical}}$  is 119°C or below, the maximum configurable  $f_{\text{sw.max}}$  value is 247.2 kHz.




Figure 16 IC overtemperature protection

#### 3.10.11 Other protections

- A hardware weak pull-up protects against an open CS pin. The reaction of this protection reaction is auto-restart.
- A firmware watchdog triggers a protection if the ADC hardware cannot provide all necessary information within a defined time period. This may occur if timing requirements for the ADC are exceeded. The reaction of this protection is fast auto-restart.
- A hardware watchdog checks correct execution of firmware. A protection is triggered in the event that the firmware does not service the watchdog within a defined period. The reaction of this protection is auto-restart.
- A hardware **Random Access Memory** parity check triggers a protection if a bit in the memory changes unintentionally. The reaction of this protection is auto-restart.
- A firmware Cyclic Redundancy Check at each startup verifies the integrity of firmware and parameters. The reaction of this protection is stop mode.
- A firmware task execution watchdog triggers a protection if the firmware tasks are not executed as expected. The reaction of this protection is auto-restart.
- A protection is triggered if the configurable parameter values are empty at startup. The reaction of this protection is stop mode.
- A protection is triggered if no reflected input voltage signal sensed from the ZCD pin at startup. The reaction of this protection is stop mode.

# XDP™ Digital Power



# 3 Functional description

#### **Protection reactions** 3.10.12

The sequence of a protection reaction (not including hardware restart reaction) is as follows:

- Upon triggering a protection, the gate driver is disabled within a maximum time, which is 1/512 of the regulated mode operation cycle.
- 2. The reaction depends on the triggered protection:
  - In case of latch mode, the application will enter latch mode at this time. No further sequence is done until VCC voltage drops below V<sub>UVOFF</sub>.
  - In case of auto-restart reaction, the controller will enter power saving mode PSMD2 with the auto-restart time based on  $t_{\text{auto,restart}}$ .
  - In case of fast auto-restart reaction, the controller will enter power saving mode PSMD2 with the fast auto-restart time of 0.4 s typically.

Note:

For latch mode, auto-restart and fast auto-restart reactions, the internal HV startup cell is automatically enabled and disabled during this sequence, in order to keep the VCC voltage between the  $V_{UVIO}$  and  $V_{OVIO}$  thresholds.

Note:

For stop mode, if there is no external voltage supply for the VCC, the VCC voltage will drain to  $V_{\text{UVOFF}}$  and a hardware restart will be performed.

- 3. After the (fast) auto-restart time is expired, the controller executes a single discharge pulse of duration  $t_{\rm pw}$ . This pulse partially discharges the capacitance after the bridge rectifier to improve accuracy of the next pre-startup input voltage check.
- Any auto restart may include a new VCC charging cycle. The recharging time of VCC via HV pin current 4. depends on the input voltage level and VCC level at the time when the (fast) auto-restart time is expired.
- The power stage will enable its gate driver for pre-startup check. If the conditions for pre-startup check 5. are within limits, the startup phase is entered and followed by the regulated mode. During this time, if any protection is triggered, the sequence of a protection reaction (not including hardware restart reaction) starts again from step number 1 above.

### 3.11 **Debug mode**

The Debuq<sub>Mode</sub> parameter can be enabled to enter stop mode reaction upon the protection triggering (except for VCC undervoltage lockout), to read out the error code of the protection. For example in Figure 17, the error code readout in the GUI shows a number of 0040<sub>H</sub> (in red color), which indicates that the input undervoltage protection has been triggered.

Note:

Debug<sub>Mode</sub> parameter should only be enabled for debugging purpose. For the final application, it has to be disabled.




Figure 17 Error status code readout for debugging



## **4 List of Parameters**

# 4 List of Parameters

This list provides information about the configurable and fixed parameters.

This document uses symbols to ease the readability of formulas. As some tools do not support this format, the symbols are translated into plain text using underscores. For example, the parameter  $f_{sw,max}$  translates to  $f_{sw,max}$ .

All parameter values are typical settings. The accuracy might vary due to digital quantization and tolerances.

Note:

By default, the configurable parameters of a new XDPL8219 chip from Infineon are empty, so it is necessary to configure them digitally via UART pin before any application testing.

# List of configurable parameters

Table 3 Configurable parameters for hardware configuration

| Symbol                   | Basic description                                   | Example  | Minimum<br>value | Maximum<br>value |
|--------------------------|---|----------|------------------|------------------|
| $\overline{N_{p}}$       | Transformer primary main winding turns              | 32       | 1                | 300              |
| $\overline{N_{\rm s}}$   | Transformer secondary main winding turns            | 10       | 1                | 300              |
| N <sub>a</sub>           | Transformer primary auxiliary winding turns         | 3        | 1                | 300              |
| L <sub>p</sub>           | Transformer nominal primary main winding inductance | 0.544 mH | Refer GUI        | 3 mH             |
| R <sub>CS</sub>          | Current sense resistor value                        | 0.2 Ω    | 0.1 Ω            | 3 Ω              |
| R <sub>ZCD,1</sub>       | ZCD series resistor value                           | 27 kΩ    | Refer GUI        | Refer GUI        |
| $R_{ZCD,2}$              | ZCD shunt resistor value                            | 3.9 kΩ   | Refer GUI        | Refer GUI        |
| C <sub>VCC</sub>         | VCC capacitor value                                 | 22 μF    | 21.94 μF         | 100 μF           |
| $V_{\rm out,cap,rating}$ | Main output capacitor voltage rating                | 80 V     | 10 V             | 450 V            |
| R <sub>HV</sub>          | HV series resistor value                            | 52 kΩ    | Refer GUI        | 255 kΩ           |
| $I_{\rm GD,pk}$          | Gate driver peak source current                     | 30 mA    | 30 mA            | 108 mA           |

# Table 4Configurable parameters for startup

| Symbol                  | Basic description  | Example | Minimum<br>value | Maximum<br>value              |
|-------------------------|--|---------|------------------|-------------------------------|
| $n_{ss}$                | Number of soft start steps   | 3       | 1                | Refer GUI                     |
| V <sub>out,start</sub>  | Output charging phase output voltage set-point   | 33 V    | Refer GUI        | V <sub>outOV</sub>            |
| V <sub>start,OCP1</sub> | Output charging phase CS pin maximum voltage limit   | 0.52 V  | Refer GUI        | V <sub>OCP1,at,V,in,low</sub> |
| V <sub>OCP1,init</sub>  | Initial <i>CS</i> pin maximum voltage limit for the input voltage measurement pulse before startup | 0.3 V   | Refer GUI        | V <sub>start,OCP1</sub>       |

# Table 5 Configurable parameters for protections

| Symbol                        | Basic description  | Example | Minimum<br>value | Maximum<br>value |
|-------------------------------|--|---------|------------------|------------------|
| t <sub>auto,restart</sub>     | Auto-restart time  | 1.2 s   | 0.4 s            | 4 s              |
| V <sub>OCP1,at,V,in,low</sub> | Regulated mode $CS$ pin maximum voltage limit at lowest operational input voltage ( $V_{\rm in,low}$ ) | 0.52 V  | Refer GUI        | 1.08 V           |



# **4 List of Parameters**

### Configurable parameters for protections (continued) Table 5

| Symbol                          | Basic description   | Example          | Minimum<br>value          | Maximum<br>value               |
|---------------------------------|---|------------------|---------------------------|--------------------------------|
| V <sub>OCP1,at,V,in,high</sub>  | Regulated mode <i>CS</i> pin maximum voltage limit at highest operational input voltage ( <i>V</i> <sub>in,high</sub> ) | 0.40 V           | Refer GUI                 | V <sub>OCP1,at,V,in,low</sub>  |
| $V_{\rm in,low}$                | Lowest operational input voltage (rms in case of AC input)  | 82 V             | V <sub>inUV</sub>         | V <sub>in,high</sub>           |
| $V_{\rm in,high}$               | Highest operational input voltage (rms in case of AC input)   | 326 V            | V <sub>in,low</sub>       | V <sub>inOV</sub>              |
| t <sub>CSOCP2</sub>             | MOSFET overcurrent protection blanking time   | 240 ns           | 100 ns                    | Refer GUI                      |
| Reaction <sub>OVP,Vou</sub>     | Output overvoltage protection reaction  | Auto-<br>Restart | Auto-Restart              | Latch-Mode                     |
| $V_{ m outOV}$                  | Output overvoltage protection threshold   | 65 V             | V <sub>out,start</sub>    | Refer GUI                      |
| EN <sub>UVP,Vout</sub>          | Enable switch for regulated mode output undervoltage protection   | Enabled          | Enabled                   | Disabled                       |
| Reaction <sub>UVP,Vou</sub>     | Regulated mode output undervoltage protection reaction  | Auto-<br>Restart | Auto-Restart              | Latch-Mode                     |
| $V_{\text{outUV}}$              | Regulated mode output undervoltage protection threshold   | 33 V             | Refer GUI                 | Refer GUI                      |
| t <sub>VoutUV,</sub> blank      | Blanking time for regulated mode output undervoltage protection   | 500 ms           | 5 ms                      | 1000 ms                        |
| EN <sub>OVP,In</sub>            | Enable switch for maximum input voltage startup check and input overvoltage protection                                  | Enabled          | Enabled                   | Disabled                       |
| EN <sub>UVP,In</sub>            | Enable switch for minimum input voltage startup check and input undervoltage protection                                 | Enabled          | Enabled                   | Disabled                       |
| EN <sub>VIN,ABM</sub>           | Enable switch for <i>ABM</i> input voltage protections  | Enabled          | Enabled                   | Disabled                       |
| $V_{\rm inOV}$                  | Input overvoltage protection threshold (rms in case of AC input)  | 350 V            | V <sub>in,start,max</sub> | Refer GUI                      |
| V <sub>in,start,max</sub>       | Maximum input voltage for startup (rms in case of AC input)   | 325 V            | V <sub>in,start,min</sub> | V <sub>inOV</sub>              |
| V <sub>in,start,min</sub>       | Minimum input voltage at startup (rms in case of AC input)  | 82 V             | V <sub>inUV</sub>         | V <sub>in,start,max</sub>      |
| $V_{\text{inUV}}$               | Input undervoltage protection threshold (rms in case of AC input)   | 70 V             | Refer GUI                 | V <sub>in,start,min</sub>      |
| t <sub>on,max,at,</sub> V,in,UV | Maximum on-time at input undervoltage protection threshold  | 13 μs            | Refer GUI                 | t <sub>on,max,at,V,in,lo</sub> |
| Reaction <sub>VCC,OV</sub>      | VCC overvoltage protection reaction   | Latch-<br>Mode   | Auto-Restart              | Latch-Mode                     |
| V <sub>VCC,max</sub>            | VCC overvoltage protection threshold  | 23 V             | 23 V                      | 24.9 V                         |
| EN <sub>VCC,UVP</sub>           | Enable switch for regulated mode <i>VCC</i> undervoltage protection   | Enabled          | Enabled                   | Disabled                       |
| $V_{ m VCC,min}$                | Regulated mode <i>VCC</i> undervoltage protection threshold   | 7.5 V            | 7.5 V                     | 11 V                           |
| $T_{\text{critical}}$           | Temperature threshold for IC overtemperature protection   | 119°C            | Refer GUI                 | 143°C                          |



## **4 List of Parameters**

#### Table 5 **Configurable parameters for protections (continued)**

| Symbol         | Basic description            | Example  | Minimum<br>value | Maximum<br>value |
|----------------|------------------------------|----------|------------------|------------------|
| $Debug_{Mode}$ | Enable switch for debug mode | Disabled | Enabled          | Disabled         |

### Table 6 Configurable parameters for multimode

| Symbol                                       | Basic description   | Example   | Minimum<br>value | Maximum<br>value               |
|--|---|-----------|------------------|--------------------------------|
| R <sub>FB,pull,up</sub>                      | FB pin internal pull-up resistor value  | 5.5 kohm  | 2.25 kohm        | 7.5 kohm                       |
| $N_{\text{quality}}$                         | Quality factor of the notch filter  | 1.6       | 0                | 2.0                            |
| n <sub>notch,blank</sub>                     | Number of operation cycles as a timeout between the line synchronization being established and the notch filter output being applied as the filtered feedback voltage. 1) | 2         | 1                | 10                             |
| f <sub>sw,max</sub>                          | Maximum switching frequency when $V_{\rm FB,filtered}$ is $V_{\rm FB,sw}$ or more   | 247.2 kHz | 26.9 kHz         | Refer GUI                      |
| t <sub>on,min</sub>                          | Minimum on-time $t_{\text{on,min}}(V_{\text{in}})$ value when $t_{\text{on,min,V,out,sense}}(V_{\text{in}})$ is lower than $t_{\text{on,min}}$                            | 1.38 μs   | Refer GUI        | t <sub>on,max,at,V,in,lo</sub> |
| t <sub>min,demag</sub>                       | Minimum transformer demagnetizing time value used for $t_{\rm on,min,V,out,sense}(V_{\rm in})$ variable calculation internally  | 2.0 μs    | 2.0 μs           | 5.0 μs                         |
| $t_{\text{on,max,at,V,in,low}}$              | Maximum on-time when $V_{in}$ is $V_{in,low}$   | 15 μs     | Refer GUI        | 30 μs                          |
| EN <sub>Burst,Exit,Filter,</sub><br>Feedback | Enable switch for ABM burst exit based on the filtered feedback voltage   | Enabled   | Enabled          | Disabled                       |
| $f_{\text{burst}}$                           | ABM burst frequency   | 130 Hz    | 130 Hz           | 1000 Hz                        |
| $n_{ABM,min}$                                | Minimum number of pulses per burst in ABM   | 3         | 3                | Refer GUI                      |
| t <sub>on,min,ABM</sub>                      | Minimum on-time in ABM  | 1 μs      | Refer GUI        | $t_{\text{on,min}}$            |
| $t_{ABM,blank}$                              | Timeout for ABM entrance  | 6.5 ms    | 0 ms             | Refer GUI                      |
| n <sub>wakeup</sub>                          | Number of scheduler intervals between wakeup and start of the burst   | 1         | 1                | 20                             |
| $N_{ m valley,max}$                          | Maximum valley number   | 14        | 3                | 14                             |
| $N_{ m valley,fast}$                         | Valley number difference which triggers the fast valley adaptation  | 9         | 1                | N <sub>valley,max</sub> - 1    |
| $N_{\text{valley,min,at,V,in,}}$             | Minimum valley number at highest operational input voltage ( $V_{\rm in,high}$ )  | 4         | 1                | N <sub>valley,max</sub> - 1    |
| C <sub>valley,comp</sub>                     | On time compensation factor for every valley change   | 3.00      | 0.01             | 5.00                           |
| $V_{FB,valley,1}$                            | Feedback voltage for the end of the valley mapping (valley 1)   | 1.5 V     | Refer GUI        | $V_{FB,max,map}$               |
| $V_{FB,max,map}$                             | V <sub>FB,filtered</sub> threshold which represents the maximum power transfer of the system  | 2.0 V     | Refer GUI        | 2.403 V                        |

<sup>1</sup> It is essential for the notch filter to have line synchronization in order to work properly. This timeout enables the notch filter to converge. During this timeout, a low pass filter is used as the feedback voltage filtration.



# 4 List of Parameters

# Table 6 Configurable parameters for multimode (continued)

| Symbol                     | Basic description   | Example | Minimum<br>value | Maximum<br>value |
|----------------------------|---|---------|------------------|------------------|
| $V_{FB,sw}$                | $V_{\rm FB,filtered}$ threshold for the end of the maximum switching frequency ramp up      | 2.0 V   | 0.8 V            | 2.2 V            |
| $V_{FB,min}$               | $V_{\rm FB,filtered}$ threshold which represents the minimum power transfer of the system   | 0.3 V   | 0.2 V            | 0.5 V            |
| V <sub>FB,limit,step</sub> | Voltage step size of filtered feedback voltage max. limit V <sub>FB,filtered,max</sub> ramp | 800 mV  | Refer GUI        | Refer GUI        |

# Table 7 Configurable parameters for power factor correction

| Symbol           | Basic description   | Default | Minimum<br>value | Maximum<br>value |
|------------------|---|---------|------------------|------------------|
| C <sub>EMI</sub> | Input current displacement compensation gain parameter for enhanced PFC   | 0.16 μF | 0 μF             | 1 μF             |
| $V_{EPFC,on}$    | $V_{\text{FB,filtered}}$ threshold for $C_{\text{EMI}}$ gain reduction towards $V_{\text{FB,filtered}} = 0.8 \text{ V}$ | 1.0 V   | 0.8 V            | 2.403 V          |

# Table 8 Configurable parameters for UART reporting

| Symbol                                     | Basic description  | Default | Minimum<br>value | Maximum<br>value |
|--|--|---------|------------------|------------------|
| <i>EN</i> <sub>UART,REPORTIN</sub>         | Enable switch for UART reporting                         | Enabled | Enabled          | Disabled         |
| <i>EN</i> <sub>SEND,LAST,ERR</sub> OR,CODE | Enable switch for error code signal transmission         | Enabled | Enabled          | Disabled         |
| EN <sub>SEND,V,IN,LOSS</sub>               | Enable switch for input voltage loss signal transmission | Enabled | Enabled          | Disabled         |
| UART <sub>POLARITY</sub>                   | Idle level of the UART reporting bus                     | Low     | Low              | High             |

# Table 9 Configurable parameters for fine tuning

| Symbol              | Basic description   | Default | Minimum<br>value | Maximum<br>value |
|---------------------|---|---------|------------------|------------------|
| $t_{\text{ZCDPD}}$  | ZCD pin propagation delay compensation parameter  | 370 ns  | 0 ns             | 1000 ns          |
| R <sub>in</sub>     | DC link filter capacitor voltage ripple compensation parameter to improve input voltage estimation accuracy     | 10.5 Ω  | 0 Ω              | 30 Ω             |
| EN <sub>ETHDC</sub> | Enable switch for Enhanced THD correction   | Enabled | Enabled          | Disabled         |
| C <sub>dither</sub> | Percentage of switching parameter modulation for switching frequency dithering with a constant DC input voltage | 10%     | 0%               | 20%              |

# Table 10 Configurable parameters for user ID

| Symbol               | Basic description | Default | Minimum<br>value | Maximum<br>value |
|----------------------|-------------------|---------|------------------|------------------|
| User <sub>ID,A</sub> | User ID A         | 0       | -                | -                |



# 4 List of Parameters

# **List of Fixed Parameters**

| Table 11 | Fixed parameters for hardware configuration  |
|----------|--|
| IUDICIT  | i incu parameters for maraware comingulation |

| Symbol   | Basic description  | Default | Minimum<br>value | Maximum<br>value |
|----------|--|---------|------------------|------------------|
| V        | Secondary main output diode forward voltage assumption for output voltage estimation | 0.7 V   | -                | -                |
| $V_{GD}$ | GD pin peak voltage  | 12 V    | -                | -                |

### Table 12 **Fixed parameters for protections**

| Symbol                 | Basic description                            | Default                     | Minimum<br>value | Maximum<br>value |
|------------------------|--|-----------------------------|------------------|------------------|
| t <sub>start,max</sub> | Maximum allowable duration for startup phase | 967 * C <sub>VCC</sub>      | -                | -                |
| $T_{\text{start,max}}$ | Maximum IC junction temperature for startup  | T <sub>critical</sub> - 4°C | -                | -                |

#### Table 13 Fixed parameters for startup

| Symbol                      | Basic description  | Default | Minimum<br>value | Maximum<br>value |
|-----------------------------|--|---------|------------------|------------------|
| $t_{ss}$                    | Soft start time step   | 0.5 ms  | -                | -                |
| V <sub>FB,limit,start</sub> | Start voltage for filtered feedback voltage max. limit V <sub>FB,filtered,max</sub> ramp | 1.2 V   | -                | -                |

### Table 14 Fixed parameters for multimode

| Symbol              | Basic description  | Default  | Minimum<br>value | Maximum value |
|---------------------|--|----------|------------------|---------------|
| $V_{FB,ABM}$        | $V_{\text{FB,filtered}}$ threshold for the ABM/ $DCM$ transition     | 0.8 V    | -                | -             |
| $V_{FB,on}$         | $V_{\rm FB,filtered}$ threshold for the start of the on-time ramp up | 0.8 V    | -                | -             |
| $f_{\text{sw,min}}$ | Minimum switching frequency  | 26.9 kHz | -                | -             |

### Fixed parameters for power factor correction Table 15

| Symbol                   | Basic description                                  | Default                                     | Minimum<br>value | Maximum<br>value |
|--------------------------|--|---|------------------|------------------|
| t <sub>on,min,EPFC</sub> | Minimum on time for enhanced <b>PFC</b> modulation | $t_{\text{CS,LEB}}$ + 24/ $f_{\text{MCLK}}$ | -                | -                |
| t <sub>on,max,EPFC</sub> | Maximum on time for enhanced PFC modulation        | t <sub>on,max,at,V,i</sub>                  | -                | -                |

### Table 16 Other fixed parameters

| Symbol              | Basic description             | Default | Minimum<br>value | Maximum<br>value |
|---------------------|-------------------------------|---------|------------------|------------------|
| $t_{\text{CS,LEB}}$ | CS leading edge blanking time | 480 ns  | -                | -                |
| $t_{ZCD,ring}$      | ZCD ringing suppression       | 1.2 μs  | -                | -                |
| $t_{\sf pw}$        | Discharge pulse duration      | 1.5 μs  | -                | -                |

**Data Sheet** 25 Revision 1.1 2020-08-26





# **4 List of Parameters**

### Other fixed parameters (continued) Table 16

| Symbol                  | Basic description  | Default                                   | Minimum<br>value | Maximum<br>value |
|-------------------------|--|---|------------------|------------------|
| n <sub>OSC,ZCD</sub>    | Selection of zero-crossings for the oscillation period measurement at pre-startup  | Second<br>and Third<br>zero-<br>crossings | -                | -                |
| $T_{\rm OSC,max}$       | Maximum limit of the measured oscillation period (If exceeded at pre-startup, $T_{\rm OSC,preset}$ is used; If exceeded after startup, the last valid measured oscillation period is used) | 6.6 μs                                    | -                | -                |
| T <sub>OSC,preset</sub> | Oscillation period used by the controller if the measured oscillation period at pre-startup exceeds $T_{\rm OSC,max}$  | 3.3 μs                                    | -                | -                |





## **5 Electrical Characteristics and Parameters**

### **Electrical Characteristics and Parameters** 5

All signals are measured with respect to the ground pin, GND. The voltage levels are valid provided other ratings are not violated.

### 5.1 **Package Characteristics**

Table 17 **Package Characteristics** 

| Parameter                              | Symbol            | Limit Values |     | Unit | Remarks                                    |
|--|-------------------|--------------|-----|------|--|
|  |                   | min          | max |      |  |
| Thermal resistance for PG-<br>DSO-8-58 | R <sub>thJA</sub> | _            | 178 | K/W  | JEDEC 1s0p for 140 mW<br>power dissipation |

### **Absolute Maximum Ratings 5.2**

Attention: Stresses above the values listed below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. These values are not tested during production test.

Table 18 **Absolute Maximum Ratings** 

| Parameter                              | Symbol              | Limit Val | ues                    | Unit | Remarks  |  |
|--|---------------------|-----------|------------------------|------|--|--|
|  |                     | min       | max                    |      |  |  |
| Voltage externally supplied to pin VCC | V <sub>VCCEXT</sub> | -0.5      | 26                     | V    | voltage that can be applied<br>to pin VCC by an external<br>voltage source |  |
| Voltage at pin GDx                     | $V_{GDx}$           | -0.5      | V <sub>VCC</sub> + 0.3 | V    | if gate driver is not configured for digital I/O                           |  |
| Junction temperature                   | TJ                  | -40       | 125                    | °C   | f <sub>sw,max</sub> ≤ 247.2 kHz  |  |
| Junction temperature                   | TJ                  | -40       | 150                    | °C   | <sup>2)</sup> f <sub>sw,max</sub> ≤ 186.4 kHz                              |  |
| Storage temperature                    | T <sub>S</sub>      | -55       | 150                    | °C   |  |  |
| Soldering temperature                  | T <sub>SOLD</sub>   | _         | 260                    | °C   | Wave Soldering <sup>3)</sup>   |  |
| Latch-up capability                    | I <sub>LU</sub>     | _         | 150                    | mA   | <sup>4)</sup> Pin voltages acc. to abs. max. ratings                       |  |
| ESD capability HBM                     | $V_{HBM}$           | _         | 1500                   | ٧    | 5)   |  |
| ESD capability CDM                     | V <sub>CDM</sub>    | _         | 500                    | ٧    | 6)   |  |

<sup>2</sup> The device guarantees general functionality between 125°C and 150°C. A degradation of performance may apply.

Downloaded From Oneyac.com

<sup>3</sup> According to JESD22-A111 Rev A.

<sup>4</sup> Latch-up capability according to JEDEC JESD78D,  $T_A$ = 85°C.

<sup>5</sup> ESD-HBM according to ANSI/ESDA/JEDEC JS-001-2012.

<sup>6</sup> ESD-CDM according to JESD22-C101F.



# 5 Electrical Characteristics and Parameters

Table 18 Absolute Maximum Ratings (continued)

| Parameter  | Symbol               | Limit Val | ues | Unit | Remarks   |
|--|----------------------|-----------|-----|------|---|
|  |                      | min       | max |      |   |
| Input Voltage Limit  | V <sub>pin_DC</sub>  | -0.5      | 3.6 | V    | Voltage externally supplied to pins FB, CS, ZCD, UART (If not stated different) |
| Maximum permanent negative clamping current for ZCD and CS                     | -I <sub>CLN_DC</sub> | _         | 2.5 | mA   | RMS   |
| Maximum transient negative clamping current for ZCD and CS                     | -I <sub>CLN_TR</sub> | _         | 10  | mA   | pulse < 500ns   |
| Maximum negative transient input voltage for ZCD                               | -V <sub>IN_ZCD</sub> | _         | 1.5 | V    | pulse < 500ns   |
| Maximum negative transient input voltage for CS                                | -V <sub>IN_CS</sub>  | _         | 3.0 | V    | pulse < 500ns   |
| Maximum permanent positive clamping current for CS                             | I <sub>CLP_DC</sub>  | _         | 2.5 | mA   | RMS   |
| Maximum transient positive clamping current for CS                             | I <sub>CLP_TR</sub>  | _         | 10  | mA   | pulse < 500ns   |
| Maximum current into pin VIN   | I <sub>AC</sub>      | _         | 10  | mA   | for charging operation  |
| Maximum sum of input clamping high currents for digital input stages of device | I <sub>CLH_sum</sub> | _         | 300 | μА   | limits for each individual digital input stage have to be respected             |
| Voltage at HV pin  | V <sub>HV</sub>      | -0.5      | 600 | V    |   |

# **5.3** Operating Conditions

The recommended operating conditions are shown for which the DC Electrical Characteristics are valid.

Table 19 Operating Range

| Parameter                              | Symbol              | Limit Valu         | ies                    | Unit | Remarks  |
|--|---------------------|--------------------|------------------------|------|--|
|  |                     | min                | max                    |      |  |
| Ambient temperature                    | T <sub>A</sub>      | -40                | 85                     | °C   |  |
| Junction Temperature                   | TJ                  | -40                | 125                    | °C   | max. 66 MHz f <sub>MCLK</sub>  |
| Lower VCC limit                        | V <sub>VCC</sub>    | V <sub>UVOFF</sub> | _                      | V    | device is held in reset when V <sub>VCC</sub> < V <sub>UVOFF</sub>                 |
| Voltage externally supplied to VCC pin | V <sub>VCCEXT</sub> | _                  | 24                     | V    | maximum voltage that can<br>be applied to pin VCC by an<br>external voltage source |
| Gate driver pin voltage                | $V_{GD}$            | -0.5               | V <sub>VCC</sub> + 0.3 | V    |  |
| Line frequency                         | f <sub>in</sub>     | 45                 | 66                     | Hz   |  |



## **5 Electrical Characteristics and Parameters**

# 5.4 DC Electrical characteristics

The electrical characteristics provide the spread of values applicable within the specified supply voltage and junction temperature range,  $T_J$  from -40 °C to +150 °C. Any necessary differentiation in value between  $T_j \le 125$  °C and  $T_i > 125$  °C is explicitly shown.

Values have been verified either with simulation models up to  $T_j = 150$  °C or by device characterization up to 140 °C.

Typical values represent the median values related to  $T_A = 25$  °C. All voltages refer to GND, and the assumed supply voltage is  $V_{VCC} = 18$  V if not otherwise specified.

Note:

Not all values given in the tables are tested during production testing. Values not tested are explicitly marked.

Table 20 Power supply characteristics

| Parameter                     | Symbol                |      | Values                    |      | Unit | Note or Test Condition  |
|-------------------------------|-----------------------|------|---------------------------|------|------|---|
|                               |                       | Min. | Тур.                      | Max. |      |   |
| VCC_ON threshold              | V <sub>VCCon</sub>    | _    | V <sub>SELF</sub>         | _    | V    | Self-powered startup<br>(default)   |
| VCC_ON_SELF threshold         | V <sub>SELF</sub>     | 19   | 20.5                      | 22   | V    | $dV_{VCC}/dt = 0.2 V/ms$  |
| VCC_ON_SELF delay             | t <sub>SELF</sub>     | _    | _                         | 2.1  | μs   | Reaction time of V <sub>VCC</sub> monitor   |
| VCC_UVOFF current             | I <sub>VCCUVOFF</sub> | 5    | 20                        | 40   | μΑ   | V <sub>VCC</sub> < V <sub>SELF</sub> (min) - 0.3 V<br>or V <sub>VCC</sub> < V <sub>EXT</sub> (min) -<br>0.3 V <sup>7)</sup> |
| UVOFF threshold               | V <sub>UVOFF</sub>    | _    | 6.0                       | _    | V    | SYS_CFG0.SELUVTHR = 0<br>0 <sub>B</sub>   |
| UVOFF threshold tolerance     | $\Delta_{UVOFF}$      | _    | _                         | ±5   | %    | This value defines the tolerance of V <sub>UVOFF</sub>  |
| UVOFF filter constant         | t <sub>UVOFF</sub>    | 600  | _                         | _    | ns   | 1V overdrive  |
| UVLO (UVWAKE)<br>threshold    | V <sub>UVLO</sub>     | _    | V <sub>UVOFF</sub> · 1.25 | _    | V    |   |
| UVWAKE threshold tolerance    | $\Delta_{UVLO}$       | _    | _                         | ±5   | %    | This value defines the tolerance of V <sub>UVLO</sub>   |
| UVLO (UVWAKE) filter constant | t <sub>UVLO</sub>     | 0.6  | _                         | 2.2  | μs   | 1 V overdrive   |
| OVLO (OVWAKE)<br>threshold    | V <sub>OVLO</sub>     | _    | V <sub>SELF</sub>         | _    | V    |   |
| OVLO (OVWAKE) filter constant | t <sub>OVLO</sub>     | 0.6  | _                         | 2.4  | μs   | 1 V overdrive   |
| VDDP voltage                  | V <sub>VDDP</sub>     | 3.04 | 3.20                      | 3.36 | V    | At PMD0/PSMD1. Some internal values refer to V <sub>VDDP</sub> / V <sub>VDDA</sub>  |

<sup>&</sup>lt;sup>7</sup> Tested at  $V_{VCC} = 5.5 V$ 

Data Sheet 29

Downloaded From Oneyac.com



# **5 Electrical Characteristics and Parameters**

Table 20 Power supply characteristics (continued)

| Parameter  | Symbol                |      | Values |                  | Unit             | Note or Test Condition   |
|--|-----------------------|------|--------|------------------|------------------|--|
|  |                       | Min. | Тур.   | Max.             |                  |  |
|  |                       |      |        |                  |                  | and V <sub>VDDPPS</sub> / V <sub>VDDAPS</sub> respectively.  |
| VDDA voltage   | V <sub>VDDA</sub>     | 3.20 | 3.31   | 3.42             | V                | At PMD0/PSMD1. Some internal values refer to V <sub>VDDP</sub> / V <sub>VDDA</sub> and V <sub>VDDPPS</sub> / V <sub>VDDAPS</sub> respectively. |
| Nominal range 0% to 100%   | V <sub>ADCVCC</sub>   | 0    | _      | V <sub>REF</sub> | V                | $V_{ADCVCC} = 0.09 \cdot V_{VCC}^{8}$  |
| Reduced VCC range for ADC measurement                                      | R <sub>ADCVCC</sub>   | 8    | _      | 92               | %                | 9)10)  |
| Maximum error for ADC measurement (8-bit result)                           | TET0 <sub>VCC</sub>   | _    | _      | 3.8              | LSB <sub>8</sub> |  |
| Maximum error for<br>ADC measurement (8-bit<br>result)                     | TET256 <sub>VCC</sub> | _    | _      | 5.2              | LSB <sub>8</sub> |  |
| Gate driver current consumption excl. gate charge current                  | I <sub>VCCGD</sub>    | _    | 0.26   | 0.35             | mA               | T <sub>j</sub> ≤ 125°C   |
| Gate driver current consumption excl. gate charge current                  | I <sub>VCCGD</sub>    | _    | _      | 0.5              | mA               | T <sub>j</sub> > 125°C   |
| VCC quiescent current in PMD0  | I <sub>VCCPMD0</sub>  | _    | 3.5    | 4.7              | mA               | All registers have reset values, clock is active, CPU is stopped   |
| VCC quiescent current in PSMD2   | I <sub>VCCPSMD2</sub> | _    | 0.3    | 0.48             | mA               | $T_j \le 85$ °CWU_PWD_CFG<br>= $2C_H$  |
| VCC quiescent current in PSMD2   | I <sub>VCCPSMD2</sub> | _    | _      | 1.2              | mA               | $T_j \le 125 \text{ °CWU_PWD_CFG}$<br>= $2C_H$   |
| VCC quiescent current in PSMD2   | I <sub>VCCPSMD2</sub> | _    | _      | 1.8              | mA               | T <sub>j</sub> >125 °CWU_PWD_CFG<br>= 2C <sub>H</sub>  |
| VCC quiescent current in power saving mode PSDM4 with standby logic active | I <sub>VCCPSMD4</sub> | _    | 0.13   | 0.18             | mA               | $T_j \le 125 ^{\circ}\text{C}$ WU_PWD_CFG = $00_H$   |

 $<sup>^{8}\,</sup>$   $\,$  Theoretical minimum value, real minimum value is related to  $V_{\rm UVOFF}$  threshold.

<sup>&</sup>lt;sup>9</sup> Operational values.

Note that the system is turned off if  $V_{VCC} < V_{UFOFF}$ .



# **5 Electrical Characteristics and Parameters**

# Table 20 Power supply characteristics (continued)

| Parameter  | Symbol                | Values |      |      | Unit | Note or Test Condition                                 |
|--|-----------------------|--------|------|------|------|--|
|  |                       | Min.   | Тур. | Max. |      |  |
| VCC quiescent current in power saving mode PSDM4 with standby logic active | I <sub>VCCPSMD4</sub> | _      | _    | 0.25 | mA   | T <sub>j</sub> >125 °C WU_PWD_CFG<br>= 00 <sub>H</sub> |

# Table 21 Electrical characteristics of the GD pin

| Parameter  | Symbol             |                        | Values | Unit             | <b>Note or Test Condition</b> |   |
|--|--------------------|------------------------|--------|------------------|-------------------------------|---|
|  |                    | Min.                   | Тур.   | Max.             |                               |   |
| Input clamping current, low  | -I <sub>CLL</sub>  | _                      | _      | 100              | μΑ                            | only digital input  |
| Input clamping current, high   | I <sub>CLH</sub>   | _                      | _      | 100              | μΑ                            | only digital input  |
| APD low voltage (active pull-down while device is not powered or gate driver is not enabled) | V <sub>APD</sub>   | _                      | _      | 1.6              | V                             | I <sub>GD</sub> = 5 mA  |
| R <sub>PPD</sub> value   | R <sub>PPD</sub>   | _                      | 600    | _                | kΩ                            | Permanent pull-down resistor inside gate driver                                       |
| R <sub>PPD</sub> tolerance   | $\Delta_{PPD}$     | _                      | _      | ±25              | %                             | Permanent pull-down resistor inside gate driver                                       |
| Driver output low impedance  | R <sub>GDL</sub>   | _                      | _      | 7.0              | Ω                             | $T_J \le 125 ^{\circ}\text{C}, I_{GD} = 0.1 \text{A}$                                 |
| Driver output low impedance  | R <sub>GDL</sub>   | _                      | _      | 7.5              | Ω                             | T <sub>J</sub> > 125 °C, = 0.1 A  |
| Nominal output high voltage in PWM mode  | V <sub>GDH</sub>   | _                      | 12     | _                | V                             | GDx_CFG.VOL = 2,<br>I <sub>GDH</sub> = -1 mA  |
| Output voltage tolerance   | $\Delta_{ m VGDH}$ | _                      | _      | ±5               | %                             | Tolerance of programming options if $V_{GDH} > 10 \text{ V}, I_{GDH} = -1 \text{ mA}$ |
| Rail-to-rail output high voltage   | V <sub>GDHRR</sub> | V <sub>VCC</sub> - 0.5 | _      | V <sub>VCC</sub> | V                             | If V <sub>VCC</sub> < programmed<br>V <sub>GDH</sub> and output at high<br>state      |
| Output high current in PWM mode for GD0  | -I <sub>GDH</sub>  | _                      | 100    | _                | mA                            | GDx_CFG.CUR = 8   |
| Output high current tolerance in PWM mode  | $\Delta_{IGDH}$    | _                      |        | ±15              | %                             | Calibrated 11)  |

<sup>11</sup> referred to GDx\_CFG.CUR = 16



# **5 Electrical Characteristics and Parameters**

**Electrical characteristics of the GD pin (continued)** Table 21

| Parameter                               | Symbol               |      | Unit                    | Note or Test Condition |    |  |
|---|----------------------|------|-------------------------|------------------------|----|--|
|   |                      | Min. | Тур.                    | Max.                   |    |  |
| Discharge current for GD0               | I <sub>GDDIS</sub>   | 800  | _                       | _                      | mA | V <sub>GD</sub> = 4 V and driver at low state  |
| Output low reverse current              | -I <sub>GDREVL</sub> | _    | _                       | 100                    | mA | Applies if V <sub>GD</sub> < 0 V and driver at low state                             |
| Output high reverse current in PWM mode | I <sub>GDREVH</sub>  | _    | 1/6 of I <sub>GDH</sub> | _                      |    | Applies if V <sub>GD</sub> > V <sub>GDH</sub> + 0.5 V (typ) and driver at high state |

### **Electrical characteristics of the CS pin** Table 22

| Parameter   | Symbol               |      | Values |      | Unit | Note or Test Condition          |
|---|----------------------|------|--------|------|------|---------------------------------|
|   |                      | Min. | Тур.   | Max. |      |                                 |
| Input voltage operating range   | V <sub>INP</sub>     | -0.5 | _      | 3.0  | V    |                                 |
| OCP2 comparator<br>reference voltage,<br>derived from V <sub>VDDA</sub> ,<br>given values assuming<br>V <sub>VDDA</sub> = V <sub>VDDA,typ</sub> | V <sub>OCP2</sub>    | _    | 1.6    | _    | V    | SYS_CFG0.OCP2 = 00 <sub>B</sub> |
| OCP2 comparator<br>reference voltage,<br>derived from V <sub>VDDA</sub> ,<br>given values assuming<br>V <sub>VDDA</sub> = V <sub>VDDA,typ</sub> | V <sub>OCP2</sub>    | _    | 1.2    | _    | V    | SYS_CFG0.OCP2 = 01 <sub>B</sub> |
| OCP2 comparator<br>reference voltage,<br>derived from V <sub>VDDA</sub> ,<br>given values assuming<br>V <sub>VDDA</sub> = V <sub>VDDA,typ</sub> | V <sub>OCP2</sub>    | _    | 0.8    | _    | V    | SYS_CFG0.OCP2 = 10 <sub>B</sub> |
| OCP2 comparator<br>reference voltage,<br>derived from V <sub>VDDA</sub> ,<br>given values assuming<br>V <sub>VDDA</sub> = V <sub>VDDA,typ</sub> | V <sub>OCP2</sub>    | _    | 0.6    | _    | V    | SYS_CFG0.OCP2 = 11 <sub>B</sub> |
| Threshold voltage tolerance   | $\Delta_{VOCP2}$     | _    | _      | ±5   | %    | Voltage divider tolerance       |
| Comparator propagation delay  | t <sub>OCP2PD</sub>  | 15   | _      | 35   | ns   |                                 |
| Minimum comparator input pulse width  | t <sub>OCP2PW</sub>  | _    | _      | 30   | ns   |                                 |
| OCP2F comparator propagation delay  | t <sub>OCP2FPD</sub> | 70   | _      | 170  | ns   | $dV_{CS}/dt = 100 V/\mu s$      |



# **5 Electrical Characteristics and Parameters**

**Electrical characteristics of the CS pin (continued)** Table 22

| Parameter   | Symbol                 |      | Values |                     | Unit | Note or Test Condition  |
|---|------------------------|------|--------|---------------------|------|---|
|   |                        | Min. | Тур.   | Max.                |      |   |
| Delay from V <sub>CS</sub> crossing<br>V <sub>CSOCP2</sub> to begin of GDx<br>turn-off (I <sub>GD0</sub> > 2mA) | t <sub>CSGDxOCP2</sub> | 125  | 135    | 190                 | ns   | dV <sub>CS</sub> /dt = 100 V/μs;<br>f <sub>MCLK</sub> = 66 MHz. GDx<br>driven by QR_GATE<br>FIL_OCP2.STABLE = 3   |
| OCP1 operating range  | V <sub>OCP1</sub>      | 0    | _      | V <sub>REF</sub> /2 | V    | RANGE =00 <sub>B</sub>  |
| OCP1 threshold at full scale setting (CS_OCP1LVL=FF <sub>H</sub> )  | V <sub>OCP1FS</sub>    | 1187 | 1209   | 1243                | mV   | RANGE =00 <sub>B</sub>  |
| Delay from V <sub>CS</sub> crossing V <sub>CSOCP1</sub> to CS_OCP1 rising edge, 1.2 V range                     | t <sub>CSOCP1</sub>    | 90   | 170    | 250                 | ns   | Input signal slope dV <sub>CS</sub> /<br>dt = 150 mV/µs. This<br>slope represents a use<br>case of a switch-mode<br>power supply with<br>minimum input voltage. |
| Delay from CS_OCP1<br>rising edge to QR_GATE<br>falling edge  | t <sub>OCP1GATE</sub>  | _    | _      | 130                 | ns   |   |
| Delay from QR_GATE falling edge to start of GDx turn-off  | t <sub>GATEGDx</sub>   | 1    | 3      | 5                   | ns   | GDx driven by QR_GATE.<br>Measured up to<br>I <sub>GDx</sub> > 2 mA   |
| OCP1 comparator input single pulse width filter   | t <sub>OCP1PW</sub>    | 60   | _      | 95                  | ns   | Shorter pulses than min. are suppressed, longer pulses than max. are passed   |
| Nominal S&H operating range 0% to 100%  | V <sub>CSH</sub>       | 0    | _      | V <sub>REF</sub> /2 | V    | CS_ICR.RANGE =00 <sub>B</sub>   |
| Reduced S&H operating range   | RR <sub>CVSH</sub>     | 8    | _      | 92                  | %    | CS_ICR.RANGE =00 <sub>B</sub><br>Operational values   |
| Maximum error of CS0 S&H for corrected measurement (8-bit result)   | TETO <sub>CSOS</sub>   | _    | _      | 4.7                 | LSB  | CS_ICR.RANGE =00 <sub>B</sub>   |
| Maximum error of CS0 S&H for corrected measurement (8-bit result)   | TET256 <sub>CS0S</sub> | _    | _      | 6.0                 | LSB  | CS_ICR.RANGE =00 <sub>B</sub>   |
| Nominal S&H operating range 0% to 100%  | V <sub>CSH</sub>       | 0    | _      | V <sub>REF</sub> /6 | V    | CS_ICR.RANGE =11 <sub>B</sub>   |
| Reduced S&H operating range   | RR <sub>CVSH</sub>     | 20   | _      | 80                  | %    | CS_ICR.RANGE =11 <sub>B</sub><br>Operational values   |



# **5 Electrical Characteristics and Parameters**

**Electrical characteristics of the CS pin (continued)** Table 22

| Parameter   | Symbol                 | ol Values |      |      | Unit | Note or Test Condition   |
|---|------------------------|-----------|------|------|------|--|
|   |                        | Min.      | Тур. | Max. |      |  |
| Maximum error of CS0 S&H for corrected measurement (8-bit result) | TET0 <sub>CS0S</sub>   | _         | _    | 8.0  | LSB  | CS_ICR.RANGE =11 <sub>B</sub>  |
| Maximum error of CS0 S&H for corrected measurement (8-bit result) | TET256 <sub>CS0S</sub> | _         | _    | 8.7  | LSB  | CS_ICR.RANGE =11 <sub>B</sub>  |
| S&H delay of input buffer   | t <sub>CSHST</sub>     | _         | _    | 510  | ns   | Referring to jump in input voltage. Limits the minimum gate driver T <sub>on</sub> time. |

### **Electrical characteristics of the ZCD pin** Table 23

| Parameter   | Symbol               |      | Values |      | Unit | Note or Test Condition                     |
|---|----------------------|------|--------|------|------|--|
|   |                      | Min. | Тур.   | Max. |      |  |
| Input voltage operating range                     | V <sub>INP</sub>     | -0.5 | _      | 3.3  | V    |  |
| Input clamping current, high                      | I <sub>CLH</sub>     | _    | _      | 100  | μΑ   |  |
| Zero-crossing threshold                           | V <sub>ZCTHR</sub>   | 15   | 40     | 70   | mV   |  |
| Comparator propagation delay                      | t <sub>ZCPD</sub>    | 30   | 50     | 70   | ns   | $dV_{ZCD}/dt = 4 V/\mu s$                  |
| Input voltage negative clamping level             | -V <sub>INPCLN</sub> | 140  | 180    | 220  | mV   | Analog clamp activated                     |
| Nominal I/V-conversion operating range 0% to 100% | -I <sub>IV</sub>     | 0    | _      | 0.5  | mA   | CRNG =11 <sub>B</sub> Gain = 4800<br>mV/mA |
| Nominal I/V-conversion operating range 0% to 100% | -I <sub>IV</sub>     | 0    | _      | 1    | mA   | CRNG =10 <sub>B</sub> Gain = 2400<br>mV/mA |
| Nominal I/V-conversion operating range 0% to 100% | -I <sub>IV</sub>     | 0    | _      | 2    | mA   | CRNG =01 <sub>B</sub> Gain = 1200<br>mV/mA |
| Nominal I/V-conversion operating range 0% to 100% | -I <sub>IV</sub>     | 0    | _      | 4    | mA   | CRNG =00 <sub>B</sub> Gain = 600<br>mV/mA  |
| Reduced I/V-conversion operating range            | RR <sub>IV</sub>     | 5    | _      | 80   | %    |  |



# **5 Electrical Characteristics and Parameters**

**Electrical characteristics of the ZCD pin (continued)** Table 23

| Parameter  | Symbol                 |                     | Values |                        | Unit             | Note or Test Condition   |
|--|------------------------|---------------------|--------|------------------------|------------------|--|
|  |                        | Min.                | Тур.   | Max.                   |                  |  |
| Overall tolerance of the ZCD IV measurement  | ΔI <sub>IV</sub>       | -4.7                | _      | 4.7                    | %                | T<125°C, -I <sub>IV</sub> >375 μA,<br>by design, not ensured<br>by production test |
| Maximum deviation<br>between ZCD clamp<br>voltage and trim result<br>stored in OTP | E <sub>ZCDClp</sub>    | _                   | _      | ±5                     | %                | -I <sub>IV</sub> > 0.25 mA   |
| IV-conversion delay of input buffer  | t <sub>IVST</sub>      | _                   | _      | 900                    | ns               | Refers to jump in input current <sup>12)</sup>                                     |
| Nominal S&H input<br>voltage range 0% to<br>100%                                   | V <sub>ZSH</sub>       | 0                   | _      | 2/3 · V <sub>REF</sub> | V                | SHRNG =0 <sub>B</sub>  |
| Nominal S&H input<br>voltage range 0% to<br>100%                                   | V <sub>ZSH</sub>       | V <sub>REF</sub> /2 | _      | 7/6 · V <sub>REF</sub> | V                | SHRNG =1 <sub>B</sub>  |
| Reduced S&H input<br>voltage range   | RR <sub>ZVSH</sub>     | 4                   | _      | 95                     | %                |  |
| Maximum error<br>for corrected ADC<br>measurement (8-bit<br>result)                | TET0 <sub>ZVS0</sub>   | _                   | _      | 3.7                    | LSB <sub>8</sub> | SHRNG =0 <sub>B</sub>  |
| Maximum error<br>for corrected ADC<br>measurement (8-bit<br>result)                | TET256 <sub>ZVS0</sub> | _                   | _      | 4.9                    | LSB <sub>8</sub> | SHRNG =0 <sub>B</sub>  |
| Maximum error<br>for corrected ADC<br>measurement (8-bit<br>result)                | TET0 <sub>ZVS1</sub>   | _                   | _      | 4.2                    | LSB <sub>8</sub> | SHRNG =1 <sub>B</sub>  |
| Maximum error<br>for corrected ADC<br>measurement (8-bit<br>result)                | TET256 <sub>ZVS1</sub> | _                   | _      | 5.8                    | LSB <sub>8</sub> | SHRNG =1 <sub>B</sub>  |
| S&H delay of input buffer<br>referring to jump of input<br>voltage                 | t <sub>ZSHST</sub>     | _                   | _      | 1.0                    | μs               | SHRNG =0 <sub>B</sub> T <sub>j</sub> ≤ 125 °C                                      |
| S&H delay of input buffer<br>referring to jump of input<br>voltage                 | t <sub>ZSHST</sub>     | _                   | _      | 1.2                    | μs               | SHRNG =0 <sub>B</sub> T <sub>j</sub> > 125 °C                                      |

<sup>12</sup> Limits the minimum gate driver T<sub>on</sub> time.



# **5 Electrical Characteristics and Parameters**

### **Electrical characteristics of the ZCD pin (continued)** Table 23

| Parameter  | Symbol             | Values |      |      | Unit | Note or Test Condition                        |
|--|--------------------|--------|------|------|------|---|
|  |                    | Min.   | Тур. | Max. |      |   |
| S&H delay of input buffer referring to jump of input voltage | t <sub>ZSHST</sub> | _      | _    | 1.6  | μs   | SHRNG =1 <sub>B</sub> T <sub>j</sub> ≤ 125 °C |
| S&H delay of input buffer referring to jump of input voltage | t <sub>ZSHST</sub> | _      | _    | 1.8  | μs   | SHRNG =1 <sub>B</sub> T <sub>j</sub> > 125 °C |

### Table 24 Electrical characteristics of the HV pin

| Parameter   | Symbol              |      | Values |      | Unit | Note or Test Condition  |
|---|---------------------|------|--------|------|------|---|
|   |                     | Min. | Тур.   | Max. |      |   |
| Current for V <sub>CC</sub> cap charging                        | I <sub>LD</sub>     | 3.0  | 5      | 7.5  | mA   | $V_{HV} = 30 \text{ V}; V_{VCC} < V_{VCCon} - 0.3 \text{ V}; T_j \ge 0^{\circ}\text{C}$                       |
| Current for V <sub>CC</sub> cap charging                        | I <sub>LD</sub>     | 2.4  | 5      | 7.5  | mA   | $V_{HV} = 30 \text{ V}; V_{VCC} < V_{VCCon} - 0.3 \text{ V}; -25^{\circ}\text{C} < T_{j} < 0^{\circ}\text{C}$ |
| Current for V <sub>CC</sub> cap charging                        | I <sub>LD</sub>     | 2.0  | 5      | 7.5  | mA   | $V_{HV} = 30 \text{ V}; V_{VCC} < V_{VCCon} - 0.3 \text{ V}; T_j < -25^{\circ}\text{C}$                       |
| Nominal current for measurement path 0% to 100%                 | I <sub>MEAS</sub>   | 0    | _      | 9.6  | mA   | CURRNG = 11 <sub>B</sub>  |
| Nominal current for measurement path 0% to 100%                 | I <sub>MEAS</sub>   | 0    | _      | 4.8  | mA   | CURRNG = 10 <sub>B</sub>  |
| Nominal current for measurement path 0% to 100%                 | I <sub>MEAS</sub>   | 0    | _      | 1.6  | mA   | CURRNG = 01 <sub>B</sub>  |
| Comparator threshold (in % of full range of I <sub>MEAS</sub> ) | THR <sub>COMP</sub> | 15   | 20     | 25   | %    | COMPTHR= 00 <sub>B</sub>  |
| Comparator threshold (in % of full range of I <sub>MEAS</sub> ) | THR <sub>COMP</sub> | 25   | 30     | 35   | %    | COMPTHR= 01 <sub>B</sub>  |
| Comparator threshold (in % of full range of I <sub>MEAS</sub> ) | THR <sub>COMP</sub> | 45   | 50     | 55   | %    | COMPTHR= 11 <sub>B</sub>  |

### **Electrical characteristics of the FB pin** Table 25

| Parameter                | Symbol               | Values |                  |                  | Unit | Note or Test Condition       |
|--------------------------|----------------------|--------|------------------|------------------|------|------------------------------|
|                          |                      | Min.   | Тур.             | Max.             |      |                              |
| MFIO reference voltage   | V <sub>MFIOREF</sub> | _      | V <sub>REF</sub> | _                | V    | Selection = V <sub>REF</sub> |
| Nominal range 0% to 100% | V <sub>MFIO</sub>    | 0      | _                | V <sub>REF</sub> | V    | Gain = 1                     |



# **5 Electrical Characteristics and Parameters**

**Electrical characteristics of the FB pin (continued)** Table 25

| Parameter  | Symbol                 |      | Values |      | Unit             | Note or Test Condition  |
|--|------------------------|------|--------|------|------------------|---|
|  |                        | Min. | Тур.   | Max. |                  |   |
| Reduced operating range                                | RR <sub>VMFIO</sub>    | 4    | _      | 96   | %                | Gain = 1. Operational values.   |
| Maximum error for corrected measurement (8-bit result) | TETO <sub>MFIO</sub>   | _    | _      | 4.0  | LSB <sub>8</sub> | Gain = 1  |
| Maximum error for corrected measurement (8-bit result) | TET256 <sub>MFI0</sub> | _    | _      | 4.8  | LSB <sub>8</sub> | Gain = 1  |
| Delay of input buffer                                  | t <sub>MFIOST</sub>    | _    | _      | 2.7  | μs               | Refers to jump in input voltage 0% to 90%. Applicable for MFIO0 and MFIO1 only. |
| Pull-up resistor tolerance                             | $\Delta_{RPU}$         | _    | _      | ±20  | %                | Overall tolerance   |

### **Electrical characteristics of the UART pin** Table 26

| Parameter                                      | Symbol              |      | Values |      | Unit | Note or Test Condition                     |
|--|---------------------|------|--------|------|------|--|
|  |                     | Min. | Тур.   | Max. |      |  |
| Input clamping current, low                    | -I <sub>CLL</sub>   | _    | _      | 100  | μΑ   | only digital input                         |
| Input clamping current, high                   | I <sub>CLH</sub>    | _    | _      | 100  | μΑ   | only digital input                         |
| Input capacitance                              | C <sub>INPUT</sub>  | _    | _      | 25   | pF   |  |
| Input low voltage                              | V <sub>IL</sub>     | _    | _      | 1.0  | V    |  |
| Input high voltage                             | V <sub>IH</sub>     | 2.1  | _      | _    | V    |  |
| Input low current with active weak pull-up WPU | -I <sub>LPU</sub>   | 30   | _      | 90   | μΑ   | Measured at max. V <sub>IL</sub>           |
| Max. input frequency                           | f <sub>INPUT</sub>  | 15   | _      | _    | MHz  |  |
| Output low voltage                             | V <sub>OL</sub>     | _    | _      | 0.8  | V    | I <sub>OL</sub> = 2 mA                     |
| Output high voltage                            | V <sub>OH</sub>     | 2.4  | _      | _    | V    | I <sub>OH</sub> = -2 mA                    |
| Output sink current                            | I <sub>OL</sub>     | _    | _      | 2    | mA   |  |
| Output source current                          | -I <sub>OH</sub>    | _    | _      | 2    | mA   |  |
| Output rise time $(0 \rightarrow 1)$           | t <sub>RISE</sub>   | _    | _      | 50   | ns   | 20 pF load, push/pull output               |
| Output fall time $(1 \rightarrow 0)$           | t <sub>FALL</sub>   | _    | _      | 50   | ns   | 20 pF load, push/pull or open-drain output |
| Max. output switching frequency                | f <sub>SWITCH</sub> | 10   | _      | _    | MHz  |  |



# **5 Electrical Characteristics and Parameters**

# Table 26 Electrical characteristics of the UART pin (continued)

| Parameter                                 | Symbol                   | Values |       |      | Unit | <b>Note or Test Condition</b> |
|---|--------------------------|--------|-------|------|------|-------------------------------|
|   |                          | Min.   | Тур.  | Max. |      |                               |
| UART baudrate for parameter configuration | f <sub>UART</sub>        | -10%   | 57600 | +10% | baud |                               |
| UART baudrate for reporting               | f <sub>UART,report</sub> | -10%   | 9600  | +10% | baud |                               |

# Table 27 Electrical characteristics of the A/D converter

| Parameter              | Symbol | Values |      |      | Unit             | Note or Test Condition |
|------------------------|--------|--------|------|------|------------------|------------------------|
|                        |        | Min.   | Тур. | Max. |                  |                        |
| Integral non-linearity | INL    | _      | _    | 1    | LSB <sub>8</sub> | 13)                    |

# Table 28 Electrical characteristics of the reference voltage

| Parameter              | Symbol           |      | Values |      |   | Note or Test Condition                     |
|------------------------|------------------|------|--------|------|---|--|
|                        |                  | Min. | Тур.   | Max. |   |  |
| Reference voltage      | V <sub>REF</sub> | _    | 2.428  | _    | V |  |
| VREF overall tolerance | $\Delta_{VREF}$  | _    | _      | ±1.5 | % | Trimmed, T <sub>j</sub> ≤ 125 °C and aging |
| VREF overall tolerance | $\Delta_{VREF}$  | _    | _      | ±2.0 | % | Trimmed, full temperature range and aging  |

# Table 29 Electrical characteristics of the OTP programming

| Parameter   | Symbol          | ymbol Values |      |      | Unit | Note or Test Condition            |
|---|-----------------|--------------|------|------|------|-----------------------------------|
|   |                 | Min.         | Тур. | Max. |      |                                   |
| OTP programming voltage at the VCC pin for range C000 <sub>H</sub> to CFFF <sub>H</sub> | V <sub>PP</sub> | 7.35         | 7.5  | 7.65 | V    | Operational values                |
| OTP programming current   | I <sub>PP</sub> | _            | 1.6  | _    | mA   | Programming of 4 bits in parallel |

## Table 30 Electrical characteristics of the clock oscillators

| Parameter  | Symbol            | Values |      |      | Unit | Note or Test Condition                   |
|--|-------------------|--------|------|------|------|--|
|  |                   | Min.   | Тур. | Max. |      |  |
| Master clock oscillation period including all variations | t <sub>MCLK</sub> | 15.0   | 15.8 | 16.6 | ns   | In reference to 66 MHz f <sub>MCLK</sub> |

ADC capability measured via channel MFIO without errors due to switching of neighbouring pins, e.g. gate drivers, measured with STC = 5. MFIO buffer non-linearity masked out by taking ADC output values ≥ 30 only.



# **5 Electrical Characteristics and Parameters**

### **Electrical characteristics of the clock oscillators (continued)** Table 30

| Parameter   | Symbol              | Values |      |      | Unit | Note or Test Condition                                     |
|---|---------------------|--------|------|------|------|--|
|   |                     | Min.   | Тур. | Max. |      |  |
| Main clock oscillator<br>frequency variation<br>of stored DPARAM<br>frequency | Δ <sub>MCLK</sub>   | -3.2   | _    | +3.5 | %    | Temperature drift and aging only, 66 MHz f <sub>MCLK</sub> |
| Standby clock oscillator frequency  | f <sub>STBCLK</sub> | 96     | 100  | 104  | kHz  | Trimming tolerance at T <sub>A</sub> = 25 °C               |
| Standby clock oscillator frequency  | f <sub>STBCLK</sub> | 90     | 100  | 110  | kHz  | Overall tolerance, T <sub>j</sub> ≤ 125 °C                 |
| Standby clock oscillator frequency  | f <sub>STBCLK</sub> | 85     | 100  | 110  | kHz  | Overall tolerance, T <sub>j</sub> >125 °C                  |

### Table 31 Electrical characteristics of the temperature sensor

| Parameter                                     | Symbol              | Values |      |      | Unit | Note or Test Condition                       |
|---|---------------------|--------|------|------|------|--|
|   |                     | Min.   | Тур. | Max. |      |  |
| Temperature sensor ADC output operating range | ADC <sub>TEMP</sub> | 0      | _    | 190  | LSB  | ADC <sub>TEMP</sub> = 40 + temperature / °C) |
| Temperature sensor tolerance                  | $\Delta_{TEMP}$     | _      | _    | ±6   | K    | Incl. ADC conversion accuracy at 3 σ         |

# **XDP<sup>™</sup> Digital Power**



# **6 Package Dimensions**

### **Package Dimensions** 6

The package dimensions of PG-DSO-8 are provided.




Figure 18 **Package Dimensions for PG-DSO-8** 

Note: Dimensions in mm.

You can find all of our packages, packing types and other package information on our Infineon Note:

Internet page "Products": http://www.infineon.com/products.

# XDP™ Digital Power



## 7 References

### References 7

1. Infineon: XDPL8219 Design Guide

2. Infineon: XDPL8219 Reference Board Engineering Report

3. Infineon: CoolMOS P7 power MOSFETs, http://www.infineon.com/P7

### **Revision History** 8

Major changes since previous revision

## **Revision History** Revision Description 1.0 Initial version 1.1 Figure 1: Text improvement from "XDPL8219" to "Flyback Controller IC". **Figure 4**: Correction of $t_{on,min}(V_{in})$ alignment with the reference point.

# **Glossary**

### **ABM**

Active Burst Mode (ABM)

Active Burst Mode is an operating mode of a switched-mode power supply for very light load conditions. The controller switches in bursts of pulses with a pause between bursts in which no switching is done.

### **ADC**

Analog-to-Digital Converter (ADC)

An analog-to-digital converter is a device that converts a continuous physical quantity (usually voltage) to a digital number that represents the quantity's amplitude.

## **BOM**

Bill of Materials (BOM)

A bill of materials is a list of the raw materials, sub-assemblies, intermediate assemblies, sub-components, parts and the quantities of each needed to manufacture an end product.

## **CCM**

Continuous Conduction Mode (CCM)

Continuous Conduction Mode is an operational mode of a switching power supply in which the current is continuously flowing and does not return to zero.

# **CRC**

Cyclic Redundancy Check

A cyclic redundancy check is an error-detecting code commonly used to detect accidental changes to raw data.

## CV

Constant Voltage (CV)

Constant Voltage is a mode of a power supply in which the output voltage is kept constant regardless of the load.

# XDP™ Digital Power



## **Glossary**

### **DCM**

Discontinuous Conduction Mode (DCM)

Discontinuous Conduction Mode is an operational mode of a switching power supply in which the current starts and returns to zero.

### **EMI**

Electro-Magnetic Interference (EMI)

Also called Radio Frequency Interference (RFI), this is a (usually undesirable) disturbance that affects an electrical circuit due to electromagnetic radiation emitted from an external source. The disturbance may interrupt, obstruct, or otherwise degrade or limit the effective performance of the circuit.

## FB

Flyback (FB)

A flyback converter is a power converter with the inductor split to form a transformer, so that the voltage ratios are multiplied with an additional advantage of galvanic isolation between the input and any outputs.

## **GUI**

Graphic User Interface

A graphical user interface is a type of interface that allows users to interact with electronic devices through graphical icons and visual indicators.

## HID

Human Interface Device (HID)

A Human Interface Device is a type of computer device that interacts directly with, and most often takes input from, humans and may deliver output to humans. The term HID most commonly refers to the USB-HID specification.

### IC

Integrated Circuit (IC)

A miniaturized electronic circuit that has been manufactured in the surface of a thin substrate of semiconductor material. An IC may also be referred to as micro-circuit, microchip, silicon chip, or chip.

### IIR

Infinite Impulse Response (IIR)

Infinite impulse response is a property applying to many linear time-invariant systems. Common examples of linear time-invariant systems are most electronic and digital filters. Systems with this property have an impulse response which does not become exactly zero past a certain point, but continues indefinitely.

## OCP1

Overcurrent Protection Level 1 (OCP1)

The Overcurrent Protection Level 1 is limiting the current in a switched-mode power supply to limit the power delivered to the output of the power supply.

## **OTP**

One-Time Programmable memory

A one-time programmable memory is a form of memory to which data can be written once. After writing, the data is stored permanently and cannot be further changed.

# **XDP<sup>™</sup> Digital Power**



## **Glossary**

### **PCB**

Printed Circuit Board (PCB)

A Printed Circuit Board mechanically supports and electrically connects electronic components using conductive tracks, pads and other features etched from copper sheets laminated onto a non-conductive substrate.

### PC

Personal Computer

A personal computer is a general-purpose computer whose size, capabilities, and original sale price make it useful for individuals, and which is intended to be operated directly by an end-user with no intervening computer time-sharing models that allowed larger, more expensive minicomputer and mainframe systems to be used by many people, usually at the same time.

## **PFC**

Power Factor Correction (PFC)

Power factor correction increases the power factor of an AC power circuit closer to 1 which corresponds to minimizing the reactive power of the power circuit.

### PF

Power Factor (PF)

Power factor is the ratio between the real power and the apparent power.

## **PWM**

Pulse Width Modulation (PWM)

Pulse-width modulation is a technique to encode an analog value into the duty cycle of a pulsing signal with arbitrary amplitude.

## QRM1

Quasi-Resonant Mode, switching in first valley (QRM1)

Quasi-Resonant Mode is an operating mode of a switched-mode power supply which maximizes efficiency. This is achieved by switching at the occurrence of the first valley of a signal which corresponds to a time when switching losses are low.

## **QRMn**

Quasi-Resonant Mode, switching in valley n (QRMn)

Quasi-Resonant Mode is an operating mode of a switched-mode power supply which maximizes efficiency. This is achieved by switching at the occurence of an nth valley of a signal which corresponds to a time when switching losses are low.

### **RAM**

Random Access Memory

Random-access memory is a form of computer data storage that allows data items to be read and written regardless of the order in which they are accessed.

### **SSR**

Secondary Side Regulated (SSR)

A Secondary Side Regulated power supply is controls its operation based on feedback from the secondary side of an isolated power supply.

# **XDP<sup>™</sup> Digital Power**



# **Glossary**

## **THD**

Total Harmonic Distortion (THD)

The total harmonic distortion of a signal is a measurement of the harmonic distortion present and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.

## **UART**

Universal Asynchronous Receiver Transmitter

A universal asynchronous receiver transmitter is used for serial communications over a peripheral device serial port by translating data between parallel and serial forms.

## **USB**

Universal Serial Bus

Universal Serial Bus is an industry standard that defines cables, connectors and communications protocols used in a bus for connection, communication, and power supply between computers and electronic devices.

## **UVLO**

Undervoltage Lockout (UVLO)

The Undervoltage-Lockout is an electronic circuit used to turn off the power of an electronic device in the event of the voltage dropping below the operational value.

### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-08-26 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

 ${\bf Email: erratum@infineon.com}$ 

Document reference IFX-upn1544165930598

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Downloaded From Oneyac.com

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>Infineon(英飞凌)