TLE4998P3C

Programmable Linear Hall Sensor

Sensors

infineon

N e v e r   s t o p   t h i n k i n g .

TLE4998P3C

Revision History: **2009-09**   Rev 1.1

Previous Version: Data Sheet Rev 1.0

Page 12	*Table 4: Footnote 3) adapted*
Page 14	*Table 5: Sensitivity drift description adapted*
Page 14	*Table 5: Footnote 3) adapted*
Page 25	*Table 16: Footnote 1) and 2) adapted*
General	*Package nomenclature changed to PG-SSO-3-92*

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
sensors@infineon.com

1   Overview

1.1   Features

- PWM open-drain output signal
- 20-bit Digital Signal Processing
- Digital temperature compensation
- 12-bit overall resolution
- Operates within automotive temperature range
- Low drift of output signal over temperature and lifetime
- Programmable parameters stored in EEPROM with single bit error correction:
  - PWM output frequency
  - Magnetic range and magnetic sensitivity (gain), polarity of the output slope
  - Offset
  - Bandwidth
  - Clamping levels
  - Customer temperature compensation coefficients
  - Memory lock
- Re-programmable until memory lock
- Supply voltage 4.5 - 5.5 V (4.1 - 16 V extended range)
- Operation between -200 mT and +200 mT within three ranges
- Reverse-polarity and overvoltage protection for all pins
- Output short-circuit protection
- On-board diagnostics (overvoltage, EEPROM error)
- Digital readout of the magnetic field and internal temperature in calibration mode
- Programming and operation of multiple sensors with common power supply
- Two-point calibration of magnetic transfer function without iteration steps
- High immunity against mechanical stress, EMC, ESD
- Package with two capacitors: 47nF (*VDD* to *GND*) and 4.7nF (*OUT* to *GND*)

PG-SSO-3-9x

Type	Marking	Ordering Code	Package
TLE4998P3C	98P3C	SP000481486	PG-SSO-3-92

1.2 Target Applications

- Robust replacement of potentiometers
  - No mechanical abrasion
  - Resistant to humidity, temperature, pollution and vibration
- Linear and angular position sensing in automotive applications such as pedal position, suspension control, valve or throttle position, headlight levelling, and steering angle
- High-current sensing for battery management, motor control, and electronic fuses

1.3 Pin Configuration

Figure 1 shows the location of the Hall element in the chip and the distance between the Hall probe and surface of the package.

Figure 1   TLE4998P3C Pin Configuration and Hall Cell Location

Table 1   Pin Definitions and Functions

Pin No.	Symbol	Function
1	VDD	Supply voltage / programming interface
2	GND	Ground
3	OUT	Output / programming interface

2 General

2.1 Block Diagram

Figure 2 is a simplified block diagram.

Figure 2   Block Diagram

2.2 Functional Description

The linear Hall IC TLE4998P3C has been designed specifically to meet the requirements of highly accurate rotation and position detection, as well as for current measurement applications. Two capacitors are integrated on the lead frame, making this sensor especially suitable for applications with demanding EMC requirements.

The sensor provides a digital PWM signal, which is ideally suited for direct decoding by any unit measuring a duty cycle of a rectangular signal (usually a timer/capture unit in a microcontroller).

The output stage is an open-drain driver pulling the output pad to low only. Therefore, the high level must be obtained by an external pull-up resistor. This output type has the advantage that the receiver may use even a lower supply voltage (e.g. 3.3 V). In this case, the pull-up resistor must be connected to the given receiver supply.

The IC is produced in BiCMOS technology with high voltage capability, also providing reverse polarity protection.

Digital signal processing, using a 16-bit DSP architecture together with digital temperature compensation, guarantees excellent long-time stability as compared to analog compensation methods.

While the overall resolution is 12 bits, some internal stages work with resolutions up to 20 bits.

The PWM output frequency can be selected within the range of 122 Hz up to 1953 Hz.

2.3 Principle of Operation

- A magnetic flux is measured by a Hall-Effect cell
- The output signal from the Hall-Effect cell is converted from Analog to Digital signals
- The chopped Hall-Effect cell and continuous-time A/D conversion ensure a very low and stable magnetic offset
- A programmable Low-Pass filter reduces the noise
- The temperature is measured and A/D converted, too
- Temperature compensation is done digitally using a second order function
- Digital processing of output value is based on zero field and sensitivity value
- The output value range can be clamped by digital limiters
- The final output value is transferred in a rectangular, periodic signal with varying duty cycle (Pulse Width Modulation)
- The duty cycle is proportional to the 12-bit output value

2.4 Transfer Functions

The examples in **Figure 3** show how different magnetic field ranges can be mapped to the desired output value ranges.

- Polarity mode:

    – **Bipolar**:   Magnetic fields can be measured in both orientations. The limit points do not necessarily have to be symmetrical around the zero field point

    – **Unipolar**: Only North- or South-oriented magnetic fields are measured

- Inversion: The gain values can be set positive or negative.

Figure 3   Examples of Operation

3 Maximum Ratings

Table 2 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Storage temperature	T_{ST}	- 40	150	°C	
Junction temperature	T_J	- 40	170[1]	°C	
Voltage on V_{DD} pin with respect to ground	V_{DD}	-18	18	V	[2]
Supply current @ overvoltage V_{DD} max.	I_{DDov}	-	15	mA	
Reverse supply current @ V_{DD} min.	I_{DDrev}	-1	-	mA	
Voltage on output pin with respect to ground	OUT	-1[3]	18[4]	V	
Magnetic field	B_{MAX}	-	unlimited	T	
ESD protection	V_{ESD}	-	8	kV	According HBM JESD22-A114-B [5]

[1] For limited time of 96 h. Depends on customer temperature lifetime cycles. Please ask Infineon for support

[2] Higher voltage stress than absolute maximum rating, e.g. 150% in latch-up tests is not applicable. In such cases, $R_{series} \geq 100\Omega$ for current limitation is required

[3] I_{DD} can exceed 10 mA when the voltage on OUT is pulled below -1 V (-5 V at room temperature)

[4] V_{DD} = 5 V, open drain permanent low, for max. 10 min

[5] 100 pF and 1.5 kΩ

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4 Operating Range

The following operating conditions must not be exceeded in order to ensure correct operation of the TLE4998P3C. All parameters specified in the following sections refer to these operating conditions, unless otherwise indicated.

Table 3   Operating Range

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Supply voltage	V_{DD}	4.5	5.5	V	
		4.1[1]	16[2]	V	Extended Range
Output pull-up voltage[3]	*OUT*	-	18	V	
Load resistance[3]	R_L	1	-	kΩ	
Output current[3]	I_{OUT}	0	5	mA	
Junction temperature	T_J	- 40	125 150[4]	°C	for 5000 h for 1000 h not additive

[1] For reduced output accuracy

[2] For supply voltages > 12V, a series resistance $R_{series} \geq 100\Omega$ is recommended

[3] Output protocol characteristics depend on these parameters, R_L must be according to max. output current

[4] For reduced magnetic accuracy; extended limits are taken for characteristics

Note: Keeping signal levels within the limits specified in this table ensures operation without overload conditions.

5 Electrical, Thermal and Magnetic Parameters

Table 4   Electrical Characteristics

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
VDD-GND capacitor	C_{VDD}	-	47	-	nF	Ceramic
OUT-GND capacitor	C_{L}	-	4.7	-	nF	Ceramic
PWM output frequency	f_{PWM}	122	-	1953	Hz	Programmable[1]
Output duty cycle range	DY_{PWM}	0	-	100	%	Programmable
Supply current	I_{DD}	3	6	8	mA	
Output current @ OUT shorted to supply lines	I_{OUTsh}	-	95	-	mA	V_{OUT} = 5V, max. 10 minutes
Thermal resistance	R_{thJA}	-	190	-	K/W	Junction to Air
	R_{thJC}	-	41	-	K/W	Junction to Case
Power-on time[2]	t_{Pon}	-	0.7 15	2 20	ms	$\Delta DY_{\text{PWM}} \leq \pm 5\%$ $\Delta DY_{\text{PWM}} \leq \pm 1\%$
Power-on reset level	V_{DDpon}	-	3.6	4	V	
Output impedance	Z_{OUT}	19	30	44	kΩ	[3]
Output fall time	t_{fall}	2	-	4	µs	V_{OUT} 4.5 V to 0.5 V[4]
Output rise time	t_{rise}	-	20	-	µs	V_{OUT} 0.5 V to 4.5 V[4][5]
Output low saturation voltage	V_{OUTsat}	-	0.3 0.2	0.6 0.4	V	I_{OUTsink} = 5 mA I_{OUTsink} = 2.2 mA
Output noise (rms)	OUT_{noise}	-	1	2.5	LSB$_{12}$	[6]

[1] Internal RC oscillator variation +/- 20%

[2] Response time to set up output duty cycle at power-on when a constant field is applied (f_{PWM}=1953Hz). The first value given has a ± 5% error, the second value has a ± 1% error

[3] Output impedance is measured $\Delta V_{\text{OUT}}/\Delta I_{\text{OUT}}$ (ΔV_{OUT}=18V ... 4.2V) at V_{DD} = 5V, open-drain high state

[4] For V_{DD} = 5 V, R_{L} = 2.2 kΩ, C_{L} = 4.7 nF (C_{L} in package), at room temperature, not including capacitor tolerance or influence of external circuitry

5) Depends on external R_L and additional C_L

$$DY = t_{high}/t_{PWM}$$

*) R_L to V_{DD} assumed

6) Range 100 mT, Gain 2.23, internal LP filter 244 Hz, B = 0mT, T = 25°C

Calculation of the Junction Temperature

The total power dissipation P_{TOT} of the chip increases its temperature above the ambient temperature.

The power multiplied by the total thermal resistance R_{thJA} (Junction to Ambient) leads to the final junction temperature. R_{thJA} is the sum of the addition of the values of the two components *Junction to Case* and *Case to Ambient*.

$R_{thJA} = R_{thJC} + R_{thCA}$

$T_J = T_A + \Delta T$

$\Delta T = R_{thJA} \times P_{TOT} = R_{thJA} \times (V_{DD} \times I_{DD} + V_{OUT} \times I_{OUT})$ *$I_{DD}, I_{OUT} > 0$, if direction is into IC*

Example (assuming no load on Vout):

− V_{DD} = 5 V
− I_{DD} = 8 mA
− ΔT = 190 [K/W] x (5 [V] x 0.008 [A] + 0 [VA]) = 7.6 K

For moulded sensors, the calculation with R_{thJC} is more adequate.

Magnetic Parameters

Table 5   Magnetic Characteristics

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
Sensitivity	$S^{1)}$	± 0.2	-	± 6	%/mT	2)
Sensitivity drift	ΔS	-	± 80	± 150	ppm/°C	3) See **Figure 4**
Magnetic field range	MFR	± 50	± 100[4)]	± 200	mT	Programmable [5)]
Integral nonlinearity	Inl	-	± 0.05	± 0.1	%MFR	6)8)
Magnetic offset	B_{OS}	-	-	± 400	μT	7)8)
Magnetic offset drift	ΔB_{OS}	-	± 1	± 5	μT / °C	Error band [8)]
Magnetic hysteresis	B_{HYS}	-	-	10	μT	9)

1) Defined as $\Delta DY_{PWM} / \Delta B$

2) Programmable in steps of 0.024%

3) For any 1st and 2nd order polynomial, coefficient within definition in chapter 8. Valid for characterization at 0h

4) This range is also used for temperature and offset pre-calibration of the IC

[5] Depending on offset and gain settings, the output may already be saturated at lower fields

[6] Gain setup is 1.0

[7] In operating temperature range and over lifetime

[8] Measured at ± 100 mT range

[9] Measured in 100 mT range, Gain = 1, room temperature


$\Delta S \sim S(T)/S_0 - 1$

max. pos. TC-error
$TC_{max} = \Delta S/\Delta T$

ΔS_0

0

T_{min}

T_0

T_{max}

T_j

max. neg. TC-error
$TC_{min} = \Delta S/\Delta T$

Figure 4   Sensitivity drift

6   Signal Processing

The flow diagram in **Figure 5** shows the data-processing algorithm.

Figure 5   **Signal Processing Flow**

Magnetic Field Path

- The analog output signal of the chopped Hall-effect cell is converted to a digital signal in the continuous-time A/D converter. The range of the chopped A/D converter can be set in several steps (see **Table 6**). This gives a suitable level for the A/D converter
- After the A/D conversion, a digital-low pass filter reduces the band width (**Table 10**).
- A multiplier amplifies the value depending on the gain (see **Table 8**) and temperature compensation settings
- The offset value is added (see **Table 9**)
- A limiter reduces the resulting signal to 12 bits and feeds the Protocol Generation stage

Temperature Compensation

(Details are given in **Chapter 8**)

- The output signal of the temperature cell is also A/D converted
- The temperature is normalized by subtraction of the reference temperature T_0 value (zero point of the quadratic function)

- The linear path is multiplied by the TC_1 value
- In the quadratic path, the temperature difference to T_0 is squared and multiplied by the TC_2 value
- Both path outputs are added together and multiplied by the Gain value from the EEPROM

6.1 Magnetic Field Ranges

The working range of the magnetic field defines the input range of the A/D converter. It is always symmetrical around the zero field point. Any two points in the magnetic field range can be selected to be the end points of the output value. The output value is represented wihtin the range between the two points.

In the case of fields higher than the range values, the output signal may be distorted.

The range must be set before the calibration of offset and gain.

Table 6   Range Setting

Range	Range in mT[1]	Parameter R
Low	$\pm$ 50	3
Mid	$\pm$ 100	1
High	$\pm$ 200	0

[1] Ranges do not have a guaranteed absolute accuracy. The temperature pre-calibration is performed in the mid range (100 mT). Setting R = 2 is not used, internally changed to R = 1

Table 7   Range

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Register size	R		2	bit	

6.2   Gain Setting

The sensitivity is defined by the range and the gain setting. The output of the A/D converter is multiplied by the Gain value.

Table 8   Gain

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Register size	G	15		bit	Unsigned integer value
Gain range	$Gain$	- 4.0	3.9998	-	[1][2]
Gain quantization steps	$\Delta Gain$	244.14		ppm	Corresponds to 1 / 4096

[1] For Gain values between - 0.5 and + 0.5, the numerical accuracy decreases. To obtain a flatter output curve, a higher range setting should be selected

[2] A Gain value of +1.0 corresponds to typical 0.8%/mT sensitivity (100 mT range, not guaranteed). It is crucial to do a final calibration of each IC within the application using the Gain/DY_{OS} value

The Gain value can be calculated by

$$Gain = \frac{(G - 16384)}{4096}$$

6.3   Offset Setting

The offset value corresponds to an output value with zero field at the sensor.

Table 9   Offset

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Register size	OS	15		bit	Unsigned integer value
Offset range	DY_{OS}	-400	399	%	Virtual DY_{PWM} [1]
Offset quantization steps	ΔDY_{OS}	0.024		%	100% / 4096

[1] Infineon pre-calibrates the samples at zero field to 50% duty cycle (100 mT range), but does not guarantee the value. Therefore it is crucial to do a final calibration of each IC within the application

The offset value can be calculated by:

$$DY_{OS} = \frac{(OS - 16384)}{4096} \times 100$$

6.4　DSP Input Low Pass Filter

A digital low-pass filter is placed between the Hall A/D converter and the DSP an can be to reduce the noise level. The low-pass filter has a constant DC amplification of 0 dB (gain of 1), which means that its setting has no influence on the internal Hall A/D converter value.

The bandwidth can be set in 8 steps.

Table 10　Low-Pass Filter Setting

Note: Parameter LP	Cutoff frequency in Hz (at -3 dB point)[1]
0	80
1	240
2	440
3	640
4	860
5	1100
6	1390
7	off

[1]　As this is a digital filter running with an RC-based oscillator, the cutoff frequency may vary within ±20%

Table 11　Low-Pass Filter

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Register size	LP		3	bit	
Corner frequency variation	Δf	- 20	+ 20	%	

Note: In range 7 (filter off), the output noise increases.

Figure 6 shows the filter characteristics as a magnitude plot (highest setting is marked). The "off" position would be a flat 0 dB line. The update rate after the low-pass filter is 16 kHz.


Figure 6   DSP Input Filter (Magnitude Plot)

6.5 Clamping

The clamping function is useful for splitting the output voltage range into operating range and error ranges. If the magnetic field is outside the selected measurement range, the output value OUT is limited to the clamping values. Any value in the error range is interpreted as an error by the sensor counterpart.

Table 12   Clamping

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Register size	CL,CH	2 x 7		bit	
Clamping duty cy. low	CY_{CLPWM}	0	99.2	%	1)
Clamping duty cy. high	CY_{CHPWM}	0.76	100	%	1) 2)
Clamping quantization steps	ΔCY_{CxPWM}	0.78		%	3)

1) For CL = 0 and CH = 127 the clamping function is disabled

2) $CY_{\text{CLPWM}} < CY_{\text{CHPWM}}$ mandatory

3) Quantization starts for CL at 0% and for CH at 100%

The clamping values are calculated by:

Clamping duty cycle low (deactivated if CL=0):

$$CY_{\text{CLPWM}} = \frac{\text{CL} \cdot 32}{4095}$$

Clamping duty cycle high (deactivated if CH=127):

$$CY_{\text{CHPWM}} = \frac{(\text{CH}+1) \cdot 32 - 1}{4095}$$

Figure 7 shows an example in which the magnetic field range between B_{min} and B_{max} is mapped to duty cycles between 16% and 84%.


Figure 7   Clamping example

Note: The clamping high value must be above the low value.

6.6 PWM Output Fequency Setup

This enables a setup of different PWM output frequencies, even if the internal RC oscillator varies by ±20%.

Table 13   Predivider Setting

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Register size	$Prediv$		4	bit	Predivider
PWM output frequency	f_{PWM}	122	1953	Hz	OSC_{Clk} ... oscillator clock

The nominal unit time is calculated by:

$$f_{\text{PWM}} = OSC_{\text{Clk}} / (Prediv + 1)$$

$$OSC_{\text{Clk}} = 1953 \text{ Hz} \pm 20\%$$

7 Error Detection

Different error cases can be detected by the On-Board-Diagnostics (OBD) and reported to the microcontroller. The OBD is useful only when the clamping function is enabled.

7.1 Voltages Outside the Operating Range

The output signals error conditions if V_{DD} crosses the overvoltage threshold level.

Table 14   Overvoltage

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
Overvoltage threshold	V_{DDov}	16.65	17.5	18.35	V	
Output duty cycle @ overvoltage	CY_{PWMov}	100 [1]	-	-	%	

[1] Output stays in "off" state (high ohmic)

7.2 EEPROM Error Correction

The parity method is able to correct one single bit in one EEPROM line. One other single-bit error in another line can also be detected. As this situation is not correctable, this status is signalled at the output pin by clamping the output value to CY_{PWM} = 100%.

Table 15   EEPROM Error Signalling

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Output duty cycle @ EEPROM error	CY_{PWMerr}	100 [1]		%	

[1] Output stays in "off" state (high ohmic)

8 Temperature Compensation

The magnetic field strength of a magnet depends on the temperature. This material constant is specific to different magnet types. Therefore, the TLE4998P3C offers a second-order temperature compensation polynomial, by which the Hall signal output is multiplied in the DSP.

There are three parameters for the compensation:

- Reference temperature T_0
- A linear part (1st order) TC_1
- A quadratic part (2nd order) TC_2

The following formula describes the sensitivity dependent on the temperature in relation to the sensitivity at the reference temperature T_0:

$$S_{TC}(T) \ = \ 1 + TC_1 \times (T - T_0) + TC_2 \times (T - T_0)^2$$

For more information, see also the signal-processing flow in **Figure 5**.

The full temperature compensation of the complete system is done in two steps:

1. **Pre-calibration in the Infineon final test**
   The parameters TC1, TC2, T0 are set to maximally flat temperature characteristics regarding the Hall probe and internal analog processing parts.

2. **Overall system calibration**
   The typical coefficients TC1, TC2, T0 of the magnetic circuitry are programmed. This can be done deterministically, as the algorithm of the DSP is fully reproducible. The final setting of the TC1, TC2, T0 values depend on the pre-calibrated values.

Table 16   Temperature Compensation

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Register size TC_1	TL	-	9	bit	Unsigned integer values
1st order coefficient TC_1	TC_1	-1000	2500	ppm/ °C	[1]
Quantization steps of TC_1	qTC_1	15.26		ppm/ °C	
Register size TC_2	TQ	-	8	bit	Unsigned integer values
2nd order coefficient TC_2	TC_2	- 4	4	ppm/ °C²	[2]
Quantization steps of TC_2	qTC_2	0.119		ppm/ °C²	
Reference temp.	T_0	- 48	64	°C	
Quantization steps of T_0	qT_0	1		°C	[3]

[1] Relative range to Infineon TC1 temperature pre-calibration, the maximum adjustable range is limited by the register-size and depends on specific pre-calibrated TL setting, full adjustable range: -2441 to +5355 ppm/°C

[2] Relative range to Infineon TC2 temperature pre-calibration, the maximum adjustable range is limited by the register-size and depends on specific pre-calibrated TQ setting, full adjustable range: -15 to +15 ppm/°C^2

[3] Handled by algorithm only (see Application Note)

8.1 Parameter Calculation

The parameters TC_1 and TC_2 may be calculated by:

$$TC_1 = \frac{TL - 160}{65536} \times 1000000$$

$$TC_2 = \frac{TQ - 128}{8388608} \times 1000000$$

The digital output for a given field B_{IN} at a specific temperature can then be calculated by:

$$DY_{OUT} = 2 \cdot \left(\frac{B_{IN}}{B_{FSR}} \times S_{TC} \times S_{TCHall} \times S_0 \times 4096 \right) + DY_{OS}$$

B_{FSR} is the full range magnetic field. It is dependent on the range setting (e.g 100 mT).

S_0 is the nominal sensitivity of the Hall probe times the Gain factor set in the EEPROM.

S_{TC} is the temperature-dependent sensitivity factor calculated by the DSP.

S_{TCHall} is the temperature behavior of the Hall probe.

The pre-calibration at Infineon is performed such that the following condition is met:

$$S_{TC}(T_J - T_0) \times S_{TCHall}(T_J) \approx 1$$

Within the application, an additional factor $B_{IN}(T) / B_{IN}(T_0)$ will be given due to the magnetic system. S_{TC} then needs to be modified to S_{TCnew} so that the following condition is satisfied:

$$\frac{B_{IN}(T)}{B_{IN}(T_0)} \times S_{TCnew}(T) \times S_{TCHall}(T) \approx S_{TC}(T) \times S_{TCHall}(T) \approx 1$$

Therefore, the new sensitivity parameters S_{TCnew} can be calculated from the pre-calibrated setup S_{TC} using the relationship:

$$\frac{B_{IN}(T)}{B_{IN}(T_0)} \times S_{TCnew}(T) \approx S_{TC}(T)$$

9 Calibration

For the calibration of the sensor, a special hardware interface to a PC is required. All calibration and setting bits can be temporarily written into a Random Access Memory (RAM). This allows the EEPROM to remain untouched during the entire calibration process, since the number of the EEPROM programming cycles is limited. Therefore, this temporary setup (using the RAM only) does not stress the EEPROM.

The digital signal processing is completely deterministic. This allows a two-point calibration in one step without iterations. After measuring the Hall output signal for the two end points, the signal processing parameters Gain and Offset can be calculated.

Table 17   Calibration Characteristics

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Temperature at calibration	T_{CAL}	10	30	°C	
Two-point calibration accuracy	ΔCY_{CAL1}	-0.2	0.2	%	Position 1
	ΔCY_{CAL2}	-0.2	0.2	%	Position 2

Note: Depending on the application and external instrumentation setup, the accuracy of the two-point calibration can be improved.

9.1 Calibration Data Memory

When the MEMLOCK bits are programmed (two redundant bits), the memory content is frozen and may no longer be changed. Furthermore, the programming interface is locked out and the chip remains in the application mode only. This prevents accidental programming due to environmental influences.


Figure 8   EEPROM Map

A matrix parity architecture allows automatic correction of any single-bit error. Each row is protected by a row parity bit. The sum of bits set including this bit must be an odd number (ODD PARITY). Each column is additionally protected by a column parity bit. Each bit in the even positions (0, 2, etc.) of all lines must sum up to an even number (EVEN PARITY), and each bit in the odd positions (1,3, etc.) must have an odd sum (ODD PARITY). The parity column must have an even sum (EVEN PARITY).

This mechanism of different parity calculations also protects against many block errors such as erasing a full line or even the whole EEPROM.

When modifying the application bits (such as Gain, Offset, TC, etc.) the parity bits must be updated. As for the column bits, the pre-calibration area must be read out and considered for correct parity generation as well.

Note: A specific programming algorithm must be followed to ensure data retention.
        A detailed separate programming specification is available on request.

Table 18   Programming Characteristics

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Number of EEPROM programming cycles	N_{PRG}	-	10	Cycles[1]	Programming allowed only at start of lifetime
Ambient temperature at programming	T_{PRG}	10	30	°C	
Programming time	t_{PRG}	100	-	ms	For complete memory [2]
Calibration memory	-	150		bit	All active EEPROM bits
Error Correction	-	26		bit	All parity EEPROM bits

[1]   1 cycle is the simultaneous change of $\geq$ 1 bit

[2]   Depending on clock frequency at V_{DD}, write pulse 10 ms ±1%, erase pulse 80 ms ±1%

9.2   Programming Interface

The VDD pin and the OUT pin are used as a two-wire interface to transmit the EEPROM data to and from the sensor.

This allows

• Communication with high data reliability, parity protected
• The bus-type connection of several sensors and separate programming via the OUT pin

9.3   Data transfer protocol

The data transfer protocol is described in a separate document (User Programming Description), available on request.

9.4   Programming of sensors with common supply lines

In many automotive applications, two sensors are used to measure the same parameter.

This redundancy allows the operation to continue in an emergency mode. If both sensors use the same power supply lines, they can be programmed together in parallel.

10 Application Circuit

Figure 9 shows the connection of multiple sensors to a microcontroller.


Figure 9   Application Circuit

Note: For calibration and programming, the interface has to be connected directly to the output pin

The application circuit shown must be regarded as only an example that will need to be adapted to meet the requirements of other specific applications.

11 Package Outlines

Figure 10 **PG-SSO-3-92** (Plastic Green Single Small Outline Package)

单击下面可查看定价，库存，交付和生命周期等信息

>>Infineon(英飞凌)