

#### PD - 95148

# IRL1404SPbF IRL1404LPbF

HEXFET® Power MOSFET






- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


#### **Description**


Seventh Generation HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D<sup>2</sup>Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible onresistance in any existing surface mount package. The D<sup>2</sup>Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRL1404L) is available for low-







#### **Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	160®	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	110⑥	A
I <sub>DM</sub>	Pulsed Drain Current ①	640	
P <sub>D</sub> @T <sub>A</sub> = 25°C	Power Dissipation	3.8	W
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation	200	W
	Linear Derating Factor	1.3	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy@	520	mJ
I <sub>AR</sub>	Avalanche Current①	95	A
E <sub>AR</sub>	Repetitive Avalanche Energy①	20	mJ
dv/dt	Peak Diode Recovery dv/dt 3	5.0	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

#### Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case		0.75	
R <sub>θCS</sub>	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted)  ⊘		40	

www.irf.com 04/19/04



## Electrical Characteristics @ $T_J = 25^{\circ}C$ (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.038		V/°C	Reference to 25°C, <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.004	Ω	$V_{GS} = 10V, I_D = 95A \oplus$
				0.0059		V <sub>GS</sub> = 4.3V, I <sub>D</sub> = 40A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0		3.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
<b>9</b> fs	Forward Transconductance	93			S	$V_{DS} = 25V, I_{D} = 95A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 40V, V_{GS} = 0V$
1055	Brain to course Ecanage Carrent			250	μΛ	$V_{DS} = 32V, V_{GS} = 0V, T_J = 150^{\circ}C$
lass	Gate-to-Source Forward Leakage			200	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-200	IIA	$V_{GS} = -20V$
Qg	Total Gate Charge			140		I <sub>D</sub> = 95A
Q <sub>gs</sub>	Gate-to-Source Charge			48	nC	$V_{DS} = 32V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge			60		V <sub>GS</sub> = 5.0V, See Fig. 6 ④
t <sub>d(on)</sub>	Turn-On Delay Time		18		ns	$V_{DD} = 20V$
t <sub>r</sub>	Rise Time		270		115	$I_D = 95A$
t <sub>d(off)</sub>	Turn-Off Delay Time		38			$R_G = 2.5\Omega$ $V_{GS} = 4.5V$
t <sub>f</sub>	Fall Time		130			$R_D = 0.25\Omega$ ④
L <sub>D</sub>	Internal Drain Inductance		4.5		nH	Between lead,
					'''	6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance		7.5			from package
						and center of die contact
C <sub>iss</sub>	Input Capacitance		6600			$V_{GS} = 0V$
Coss	Output Capacitance		1700		pF	$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		350			f = 1.0MHz, See Fig. 5
Coss	Output Capacitance		6700			$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
Coss	Output Capacitance		1500			$V_{GS} = 0V, V_{DS} = 32V, f = 1.0MHz$
Coss eff.	Effective Output Capacitance ⑤		1500			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 32V

#### **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			100@		MOSFET symbol
	(Body Diode)		1	160®	)	showing the
I <sub>SM</sub>	Pulsed Source Current			640		integral reverse
	(Body Diode) ①		6	640	0	p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$ , $I_S = 95A$ , $V_{GS} = 0V$ ④
t <sub>rr</sub>	Reverse Recovery Time		63	94	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 95A
Q <sub>rr</sub>	Reverse RecoveryCharge		170	250	nC	di/dt = 100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

# International TOR Rectifier

# IRL1404S/LPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics






Fig 3. Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage





Fig 7. Typical Source-Drain Diode Forward Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage







Fig 8. Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature








Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

# International TOR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

#### Peak Diode Recovery dv/dt Test Circuit



\* Reverse Polarity of D.U.T for P-Channel




\*\*\*  $V_{GS} = 5.0V$  for Logic Level and 3V Drive Devices


Fig 14. For N-channel HEXFET® power MOSFETs

International IOR Rectifier

## D<sup>2</sup>Pak Package Outline


Dimensions are shown in millimeters (inches)








d 🛕






S Y		N			
M B O	MILLIMETERS		INCHES		O T E S
O L	MIN.	MAX,	MIN.	MAX.	E S
A	4.06	4.83	.160	.190	
A1		0.127		.005	
ь	0.51	0.99	.020	.039	
ь1	0.51	0.89	.020	.035	4
b2	1,14	1.40	.045	.055	
С	0.43	0.63	.017	.025	
c1	0.38	0.74	.015	.029	4
c2	1,14	1.40	.045	.055	
D	8.51	9.65	.335	.380	3
D1	5.33		.210		
Ε	9.65	10,67	.380	.420	3
E1	6.22		.245		
е	2,54	BSC	.100	BSC	]
L	14.61	15.88	.575	.625	
L1	1,78	2.79	.070	.110	
L2		1.65		.065	
L3	1,27	1,78	.050	.070	
L4	0.25 BSC		.010	BSC	]
m	17,78		.700		
m1	8.89		.350		
n	11.43		.450		
0	2.08		.082		
Ρ	3.81		.150		
Θ	90.	93.	90,	93*	
			L		

HEXFET	IGBTs. CoPACK	DIODES		
1.— GATE 2.— DRAIN 3.— SOURCE	1.— GATE 2.— COLLECTOR 3.— EMITTER	1 ANODE * 2 CATHODE 3 ANODE		

\* PART DEPENDENT.




- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY. \_\_\_\_\_DIMENSION 61 AND 61 APPLY TO BASE METAL ONLY.
- 5, CONTROLLING DIMENSION: INCH.


## D<sup>2</sup>Pak Part Marking Information (Lead-Free)

EXAMPLE: THIS IS AN IRF530S WITH LOT CODE 8024
ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"


Note: "P" in assembly line position indicates "Lead-Free"




<u>OR</u>



## TO-262 Package Outline



## TO-262 Part Marking Information





International


TOR Rectifier

#### D<sup>2</sup>Pak Tape & Reel Information

Dimensions are shown in millimeters (inches)







#### Notes:

- Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting  $T_J = 25^{\circ}C$ , L = 0.35mH $R_G = 25\Omega$ ,  $I_{AS} = 95A$ . (See Figure 12)
- $\label{eq:loss_def} \begin{tabular}{ll} $I_{SD} \leq 95A, \ di/dt \leq 160A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \\ $T_J \leq 175^{\circ}C$ \end{tabular}$
- 4 Pulse width  $\leq 300 \mu s$ ; duty cycle  $\leq 2\%$ .
- © Calculated continuous current based on maximum allowable junction temperature; for recommended current-handing of the package refer to Design Tip # 93-4.
- This is applied to D<sup>2</sup>Pak, When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- $\ \ \,$  C  $_{oss}$  eff. is a fixed capacitance that gives the same charging time as C  $_{oss}$  while V  $_{DS}$  is rising from 0 to 80% V  $_{DSS.}$

Data and specifications subject to change without notice.

This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.04/04

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

## 单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon(英飞凌)