IM513-L6A Datasheet

CIPOS[™] Mini

IM513-L6A

Description

The CIPOS[™] Mini family offers the chance for integrating various power and control components to increase reliability, optimize PCB size and system costs.

It is designed to control AC motors drive applications like refrigerator. The package concept is specially adapted to power applications, which need good thermal conduction and electrical isolation, but also EMI-save control and overload protection.

3Φ-bridges with CoolMOS[™] CFD2 Power MOSFETs are combined with an optimized SOI gate driver for excellent electrical performance.

Features

- Fully isolated Dual In-Line molded module
- 650V CoolMOS[™] CFD2 Power MOSFETs
- Rugged SOI gate driver technology with stability • against transient and negative voltage
- Allowable negative VS potential up to -11V for signal transmission at VBS=15V
- Integrated bootstrap functionality
- Over-current shutdown •
- Built-in NTC thermistor for temperature monitor
- Under-voltage lockout at all channels
- Low-side source pins accessible for all phase current monitoring (open source)
- Cross-conduction prevention
- All of 6 switches turn off during protection
- Lead-free terminal plating; RoHS compliant ٠

Potential applications

• Refrigerators, Dish washers, fans, Low power motor drives

Product validation


Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

Product Information Table 1

Droduct Namo		Standa	Remark	
Product Name	Package Type	Form	Quantity	Remark
IM513-L6A	DIP 36x21	20 tubes	280 pcs	

Datasheet Please read the Important Notice and Warnings at the end of this document www.infineon.com







CIPOS[™] Mini with CoolMOS[™] Technology

IM513-L6A



Table of Contents

Table of Contents


1	Internal Electrical Schematic	3
2	Pin Description	4
2.1	Pin Assignment	.4
2.2	Pin Description	.5
3	Absolute Maximum Ratings	7
3.1	Module Section	.7
3.2	Inverter Section	.7
3.3	Control Section	.7
4	Thermal Characteristics	8
5	Recommended Operation Conditions	9
6	Static Parameters	10
6.1	Inverter Section	10
6.2	Control Section	10
7	Dynamic Parameters	ί1
7.1	Inverter Section	11
8	Thermistor	12
9	Mechanical Characteristics and Ratings	13
10	Qualification Information	14
11	Diagrams and Tables	٤5
11.1	T _c Measurement Point	15
11.2	Backside Curvature Measurment Point	15
11.3	Switching Time Definition	16
12	Application Guide	۲7
12.1	Typical Application Schematic	
12.2	Performance Chart	18
13	Package Outline	٤9
Revis	ion history	20

CIPOS[™] Mini with CoolMOS[™] Technology IM513-L6A



Internal Electrical Schematic

1



Internal Electrical Schematic

Figure 1 Internal electrical schematic

CIPOS[™] Mini with CoolMOS[™] Technology



Pin Description

IM513-L6A

2 Pin Description

2.1 Pin Assignment




Figure 2 Pin configuration

Table 2 Pin assignment

Pin Number	Pin name	Pin Description
1	VS(U)	U-phase high-side floating IC supply offset voltage
2	VB(U)	U-phase high-side floating IC supply voltage
3	VS(V)	V-phase high-side floating IC supply offset voltage
4	VB(V)	V-phase high-side floating IC supply voltage
5	VS(W)	W-phase high-side floating IC supply offset voltage
6	VB(W)	W-phase high-side floating IC supply voltage
7	HIN(U)	U-phase high-side gate driver input
8	HIN(V)	V-phase high-side gate driver input
9	HIN(W)	W-phase high-side gate driver input
10	LIN(U)	U-phase low-side gate driver input
11	LIN(V)	V-phase low-side gate driver input
12	LIN(W)	W-phase low-side gate driver input
13	VDD	Low-side control supply
14	VFO	Fault output / Temperature monitor
15	ITRIP	Over-current shutdown input
16	VSS	Low-side control negative supply

CIPOS[™] Mini with CoolMOS[™] Technology

IM513-L6A





Pin Number	Pin name	Pin Description
17	NW	W-phase low-side source
18	NV	V-phase low-side source
19	NU	U-phase low-side source
20	W	Motor W-phase output
21	V	Motor V-phase output
22	U	Motor U-phase output
23	Р	Positive bus input voltage
24	NC	No connection

2.2 Pin Description

HIN(U, V, W) and LIN(U, V, W) (Low-side and highside control pins, Pin 7 - 12)

These pins are positive logic and they are responsible for the control of the integrated MOSFET. The Schmitt-trigger input thresholds of them are such to guarantee LSTTL and CMOS compatibility down to 3.3 V controller outputs. Pull-down resistor of about 5 k Ω is internally provided to pre-bias inputs during supply start-up and a zener clamp is provided for pin protection purposes. Input Schmitt-trigger and noise filter provide noise rejection to short input pulses.

The noise filter suppresses control pulses which are below the filter time t_{FILIN} . The filter acts according to Figure 4.




Figure 3 Input pin structure




Figure 4 Input filter timing diagram

It is not recommended for proper work to provide input pulse-width lower than 1 μ s.

The integrated gate drive provides additionally a shoot-through prevention capability which avoids

the simultaneous on-state of two gate drivers of the same leg (i.e. HO1 and LO1, HO2 and LO2, HO3 and LO3). When two inputs of a same leg are activated, only former activated one is activated so that the leg is kept steadily in a safe state.

A minimum deadtime insertion of typically 380ns is also provided by driver IC, in order to reduce crossconduction of the power switches.

VFO (Fault-output and NTC, Pin 14)

The VFO pin indicates a module failure in case of under voltage at pin VDD or in case of triggered over-current detection at ITRIP. A pull-up resistor is externally required.




Figure 5 Internal circuit at pin VFO

The same pin provides direct access to the NTC, which is referenced to VSS. An external pull-up resistor connected to +5 V ensures that the resulting voltage can be directly connected to the microcontroller.

ITRIP (Over-current detection function, Pin 15)

CIPOS[™] Mini provides an over-current detection function by connecting the ITRIP input with the MOSFET drain current feedback. The ITRIP comparator threshold (typ. 0.47 V) is referenced to VSS ground. An input noise filter (typ.: t_{ITRIPMIN} = 530

CIPOS[™] Mini with CoolMOS[™] Technology IM513-L6A



Pin Description

ns) prevents the driver to detect false over-current events.

Over-current detection generates a shutdown of all outputs of the gate driver after the shutdown propagation delay of typically 1000 ns.

The fault-clear time is set to minimum 40 μ s.

VDD, VSS (Low-side control supply and reference, Pin 13, 16)

VDD is the control supply and it provides power both to input logic and to output power stage. Input logic is referenced to VSS ground.

The under-voltage circuit enables the device to operate at power on when a supply voltage of at least a typical voltage of $V_{DDUV+} = 12.1$ V is present.

The IC shuts down all the gate drivers power outputs, when the VDD supply voltage is below $V_{DDUV-} = 10.4 \text{ V}$. This prevents the power switches from critically low gate voltage levels during onstate and therefore from excessive power dissipation.

VB(U, V, W) and VS(U, V, W) (High-side supplies, Pin 1 - 6)

VB to VS is the high-side supply voltage. The highside circuit can float with respect to VSS following the high-side power device source voltage. Due to the low power consumption, the floating driver stage is supplied by integrated bootstrap circuit.

The under-voltage detection operates with a rising supply threshold of typical V_{BSUV+} = 12.1 V and a falling threshold of V_{BSUV-} = 10.4 V.

VS(U, V, W) provide a high robustness against negative voltage in respect of VSS of -50 V transiently. This ensures very stable designs even under rough conditions.

NW, NV, NU (Low-side source, Pin 17 - 19)

The low-side sources are available for current measurements of each phase leg. It is recommended to keep the connection to pin VSS as short as possible in order to avoid unnecessary inductive voltage drops.

W, V, U (High-side source and low-side drain, Pin 20 - 22)

These pins are connected to U, V, W input of a motor.

P (Positive bus input voltage, Pin 23)

The high-side MOSFETs are connected to the bus voltage. It is noted that the bus voltage does not exceed 450V.



Absolute Maximum Ratings

3 Absolute Maximum Ratings

(V_{DD} = 15 V and T_J = 25°C, if not stated otherwise)

3.1 Module Section

Description	Symbol	Condition	Value	Unit
Storage temperature range	T _{STG}		-40 ~ 125	°C
Operating case temperature	Tc	Refer to Figure 7	-40 ~ 125	°C
Operating junction temperature	٦J		-40 ~ 150	°C
Isolation test voltage	V _{ISO}	1min, RMS, f = 60 Hz	2000	V

3.2 Inverter Section

Description	Symbol	Condition	Value	Unit
Max. blocking voltage	V_{DSS}	I _D = 250 μA	650	V
DC link supply voltage of P-N	V_{PN}	Applied between P-N	450	V
DC link supply voltage (surge) of P-N	$V_{PN(surge)}$	Applied between P-N	500	V
Output current	lo	T _c = 25°C, T _J < 150°C	±10	А
Peak output current	I _{O(peak)}	less than 1 ms	±12	А
Power dissipation per MOSFET	P _{tot}		29.7	W
Short circuit withstand time ¹	t _{sc}	$V_{DC} \le 400 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}$	5	μs

3.3 Control Section

Description	Symbol	Condition	Value	Unit
High-side offset voltage	Vs		600	V
Repetitive peak reverse voltage of bootstrap diode	V _{RRM}		600	V
Module supply voltage	V _{DD}		20	V
High-side floating supply voltage (V₅ reference to V₅)	V _{BS}		20	V
Input voltage	V _{IN}	LIN, HIN, ITRIP	10	V

¹ Allowed number of short circuits: <1000; time between short circuits: >1s. Datasheet 7 of 21



Thermal Characteristics

4 Thermal Characteristics

Description	Symbol	Condition		11		
Description	Symbol	Condition	Min.	Тур.	Max.	Unit
Single MOSFET thermal resistance, junction-case	R _{thJC}				4.21	K/W



Recommended Operation Conditions

5 Recommended Operation Conditions

All voltages are absolute voltages referenced to V_{ss} -potential unless otherwise specified.

	Complete L		11		
Description	Symbol	Min.	Тур.	Max.	Unit
DC link supply voltage of P-N	V_{PN}	0	-	450	V
Low-side supply voltage	V _{DD}	14.0	15	18.5	V
High-side floating supply voltage (V _B vs. V _S)	V _{BS}	13.5	-	18.5	V
Logic input voltages LIN, HIN, ITRIP	V _{IN}	0	-	5	V
PWM carrier frequency	f _{PWM}	-	-	20	kHz
External deadtime between HIN and LIN	DT	1.5	-	-	μs
Voltage between VSS - N (including surge)	V _{COMP}	-5	-	5	V
Minimum input pulse width	PW _{IN(ON)} PW _{IN(OFF)}	1.2	-	-	μs
Control supply variation	ΔV _{bs,} ΔV _{dd}	-1 -1	-	1 1	V/µs



Static Parameters

6 Static Parameters

 $(V_{DD} = 15V \text{ and } T_J = 25^{\circ}C$, if not stated otherwise)

6.1 Inverter Section

Description	Symbol	Condition	Value			11
Description	Symbol	Condition	Min.	Тур.	Max.	Unit
Drain-Source on-state resistance		$I_{D} = 4.4 \text{ A}$				
	$R_{DS(on)}$	T」= 25°C	-	0.28	0.33	Ω
		150°C	-	0.73	-	
Drain-Source leakage current	I _{DSS}	V _{DS} =600 V	-	-	1	mA
	V _F	$I_{F} = 4.4 \text{ A}$				
Diode forward voltage		T _J = 25°C	-	0.9	-	v

6.2 Control Section

	C	hal Canditian		Value			
Description	Symbol	Condition	Min.	Тур.	Max.	Unit	
Logic "1" input voltage (LIN, HIN)	VIH		-	2.1	2.5	V	
Logic "0" input voltage (LIN, HIN)	VIL		0.7	0.9	-	V	
ITRIP positive going threshold	$V_{\text{IT,TH}+}$		400	470	540	mV	
ITRIP input hysteresis	V _{IT,HYS}		-	70	-	mV	
VDD and VBS supply under voltage positive going threshold	V _{dduv+} V _{bsuv+}		10.8	12.1	13.0	V	
VDD and VBS supply under voltage negative going threshold	V _{dduv-} V _{bsuv-}		9.5	10.4	11.2	V	
VDD and VBS supply under voltage lockout hysteresis	V _{dduvh} V _{bsuvh}		1.0	1.7	-	V	
Quiescent VB _x supply current (V _{Bx} only)	I _{QBS}	H _{IN} = 0 V	-	-	500	μΑ	
Quiescent VDD supply current (V _{DD} only)	I _{QDD}	$L_{IN} = 0 V, H_{INX} = 5 V$	-	-	900	μA	
Input bias current for LIN, HIN	I _{IN+}	V _{IN} = 5 V	-	1	1.5	mA	
Input bias current for ITRIP	I _{ITRIP+}	$V_{\text{ITRIP}} = 5 \text{ V}$	-	65	150	μΑ	
Input bias current for VFO	I _{FO}	$VFO = 5 V, V_{ITRIP} = 0 V$	-	60	-	μΑ	
VFO output voltage	V_{FO}	$I_{FO} = 10 \text{ mA}, V_{ITRIP} = 1 \text{ V}$	-	0.5	-	V	
Bootstrap diode forward voltage	V_{F_BSD}	IF = 20 mA, VS2 and VS3 = 0 V	-	2.6	-	V	
Bootstrap resistance	R _{BSD}	Between V_{F1} = 4 V and V_{F2} = 5 V	-	40	-	Ω	



Dynamic Parameters

7 Dynamic Parameters

 $(V_{DD} = 15V \text{ and } T_J = 25^{\circ}C, \text{ if not stated otherwise})$

7.1 Inverter Section

.	Grande al					
Description	Symbol	Condition	Min.	Тур.	Max.	Unit
Turn-on propagation delay time	t _{on}		-	875	-	ns
Turn-on rise time	tr	$V_{\text{LIN, HIN}} = 5 \text{ V},$	-	85	-	ns
Turn-on switching time	t _{c(on)}	$I_{D} = 6 A,$ $V_{DC} = 300 V$	-	200	-	ns
Reverse recovery time	t _{rr}		-	115	-	ns
Turn-off propagation delay time	t_{off}	$V_{\text{LIN, HIN}} = 0 V,$	-	810	-	ns
Turn-off fall time	t _f	$I_D = 6 A$,	-	10	-	ns
Turn-off switching time	$t_{c(off)}$	$V_{DC} = 300 V$	-	20	-	ns
Short circuit propagation delay time	t _{scp}	From $V_{IT,TH+}$ to 10% I_{SC}	-	1300	-	ns
MOSFET turn-on energy (includes reverse recovery of diode)	E _{on}	V _{DC} = 300 V, I _D = 6 A T _J = 25°C 150°C	-	360 660	-	μJ
MOSFET turn-off energy	E _{off}	V _{DC} = 300 V, I _D = 6 A T _J = 25°C 150°C		15 25	- -	μJ
Diode recovery energy	E _{rec}	V _{DC} = 300 V, I _D = 6 A T _J = 25°C 150°C	-	55 125	-	μJ

Control Section

	Cumhal	Constitutions	Value				
Description	Symbol	Condition	Min.	Тур.	Max.	Unit	
Bootstrap diode reverse recovery time	t _{rr_BS}	I _F = 0.6 A, di/dt = 80 A/µs	-	50	-	ns	
Input filter time ITRIP	t _{ITRIPmin}	V _{ITRIP} = 1 V	-	530	-	ns	
Input filter time at LIN, HIN for turn on and off	t _{FILIN}	V _{LIN, HIN} = 0 V & 5 V	-	290	-	ns	
Fault clear time after ITRIP-fault	t _{fltclr}	V _{ITRIP} = 1 V	40	65	200	μs	
ITRIP to Fault propagation delay	t _{FLT}	$V_{\text{LIN, HIN}} = 0 \text{ or } V_{\text{LIN, HIN}} = 5 \text{ V},$ $V_{\text{ITRIP}} = 1 \text{ V}$	_	730	1000	ns	
Internal deadtime	DT _{IC}		I	380	-	ns	
Matching propagation delay time (On and Off) all channels	Μ _T	External dead time >500 ns	-	20	100	ns	


CIPOS™ Mini with CoolMOS™ Technology IM513-L6A



Thermistor

8 Thermistor

Description	Condition	Symbol	Value			11
Description	Condition		Min.	Тур.	Max.	Unit
Resistance	T _{NTC} = 25°C	R _{NTC}	-	85	-	kΩ
B-constant of NTC (Negative Temperature Coefficient)		B(25/100)	-	4092	-	к







Mechanical Characteristics and Ratings

9

Mechanical Characteristics and Ratings

Description	Condition		Value		
Description	Condition	Min.	Тур.	Max.	Unit
Comparative Tracking Index (CTI)		550	-	-	V
Mounting torque	M3 screw and washer	0.59	0.69	0.78	Nm
Backside Curvature	Refer to Figure 8	-50	-	100	μm
Weight		-	6.12	-	g



Qualification Information

Qualification Information 10

UL Certification	File number: E314539		
Moisture sensitivity level (SOP23 only)	-		
RoHS Compliant	Yes (Lead-free terminal plating)		
ESD	HBM(Human Body Model)	Class 2	
	CDM(Charged Device Model)	Class C3	



Diagrams and Tables

11 Diagrams and Tables

11.1 T_c Measurement Point




Figure 7 T_c measurement point¹

11.2 Backside Curvature Measurment Point





Figure 8 Backside curvature measurement position

¹Any measurement except for the specified point in Figure 7 is not relevant for the temperature verification and brings wrong or different information. Datasheet 15 of 21 Verison 2.1



Diagrams and Tables

IM513-L6A



CIPOS[™] Mini with CoolMOS[™] Technology IM513-L6A



Application Guide

12 Application Guide

12.1 Typical Application Schematic




Figure 9 Typical application circuit

- #1 Input circuit
 - RC filter can be used to reduce input signal noise. (100 Ω , 1 nF)
 - The capacitors should be located close to the IPM (to V_{ss} terminal especially).
- #2 Itrip circuit
 - To prevent a mis operation of protection function, RC filter is recommended.
 - The capacitor should be located close to Itrip and VSS terminals.
- #3 VFO circuit
 - VFO pin is open drain configuration. This terminal should be pulled up to the bias voltage of the 5 V/3.3 V through a proper resistor.
 - It is recommended that RC filter is placed close to the controller.
- #4 VB-VS circuit
 - Capacitors for high-side floating supply voltage should be placed close to VB and VS terminals.
- #5 Snubber capacitor
 - The wiring among CIPOS[™] Mini, snubber capacitor and shunt resistors should be short as possible.
- #6 Shunt resistor
 - SMD type shunt resistors are strongly recommended to minimize its internal stray inductance.
- #7 Ground pattern
 - Pattern overlap of power ground and signal ground should be minimized. The patterns should be connected at one end of shunt resistor only for the same potential.



Application Guide

12.2 Performance Chart





Figure 10 Maximum operating current SOA¹

¹This maximum operating current SOA is just one of example based on typical characteristics for this product. It can be changed by each user's actual operating conditions. Datasheet 18 of 21 Verison 2.1



13 Package Outline





Revision history

Document version	Date of release	Description of changes
V 2.0	2017-12-07	Initial release
V 2.1	2020-04-24	Updated Table 1
		Corrected typo in 2.2 Pin Description

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-04-24 Published by Infineon Technologies AG 81726 München, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

Document reference

ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Downloaded From Oneyac.com

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury. 单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon(英飞凌)