

# Communications



Never stop thinking.

Downloaded From Oneyac.com

#### Edition 2005-12-15

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany
© Infineon Technologies AG 2005.
All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

#### AN983B/BX, PCI/Mini PCI-to-Ethernet LAN; PQFP - 128Pin

Revision History: 2005-12-15, Rev. 1.81

Previous Version:								
Page/Date	Subjects (major changes since last revision)							
2000-10	Rev.0.1: Draft data sheet for review							
2001-02	Rev.1.0: First release							
2001-03	Rev.1.1: Add CSR15.bit28 MRXCK, Add CSR18.bit26 PMEP, Add CSR18.bit27 PMEPEN							
2001-09	Rev.1.2: Add 25MHz crystal accuracy, Revise PHY registers							
2001-09	Rev.1.3: Revise product logo of Pin assignment diagram							
Page17,14/ 2001-09	Rev.1.4: 1.MrxD0~D3P.23 CIOSA: 1 means enable; 0 means disable 2.P.14 Add LED info to pin diagram							
Page25,40/ 2002-07	Rev.1.5:  1.Offset 80h, DID default value; 0981h  2.CSR18[25]/PWRS_clr; 1 means PCI_reset rising will clear CR49[1:0]/PWRS							
Page85/ 2002-07	Rev.1.6: FIG21, FIG22, FIG23, FIG24 added for MII interface signal timing							
Page45/ 2002-09	Rev.1.7(B): Unicast registers added, BGA package							
Page69/ 2003-05	Rev.1.8(B): Modify some error statement about Loop-back Operation of transceiver							
2005-09-13	Rev.1.81: when changed to the new Infineon format							
2005-11-30	Minor change. Included Green package information							

#### **Trademarks**

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEC®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® is a registered trademark of Microsoft Corporation, Linux® of Linus Torvalds, Visio® of Visio Corporation, and FrameMaker® of Adobe Systems Incorporated.



1	General Description	8
2	System Block Diagram	8
3	Features	8
4	Block Diagram	. 10
<b>5</b> 5.1	Pin Assignment Diagram	
6	Pin Description	. 13
7 7.1 7.2 7.2.1 7.2.2 7.3 7.3.1 7.3.2 7.3.3 7.4 7.5 7.5.1 7.5.2 7.5.3 7.6 7.6.1 7.6.2 7.7 7.7.1 7.7.2 7.8 7.8.1 7.8.2 7.9 7.9.1	Functional Descriptions Initialization Flow Network Packet Buffer Management Descriptor Structure Types The Point of Descriptor Management Transmit Scheme and Transmit Early Interrupt Transmit Flow Transmit Pre-fetch Data Flow Transmit Early interrupt Scheme Receive Scheme and Receive Early Interrupt Scheme Network Operation MAC Operation Transceiver Operation Flow Control in Full Duplex Application LED Display Operation First Mode – 3 LED Displays Second Mode – 4 LED Displays Reset Operation Reset Whole Chip Reset Transceiver Only Wake on LAN Function The Magic Packet Format The Wake on LAN Operation ACPI Power Management Function Power States	. 19 . 19 . 19 . 19 . 21 . 23 . 24 . 24 . 25 . 32 . 32 . 32 . 32 . 32 . 32 . 32 . 32
8	General EEPROM Format Description	. 35
9.1 9.1.1 9.2 9.2.1 9.3 9.3.1 9.4 9.4.1 9.4.2	Registers and Descriptors Description  AN983B/BX Configuration Registers  AN983B/BX Configuration Registers Descriptions  PCI Control/Status Registers  PCI Control/Status Registers Description  PHY Registers(Accessed by CSR9 MDI/MMC/MDO/MDC)  PHY Transceiver Registers Descriptions  Descriptors and Buffer Management  Receive Descriptor Descriptions  Transmit Descriptor Descriptions	. 38 . 39 . 51 . 52 . 85 . 86 . 94
10 10.1 10.2 10.3 10.4	Electrical Specifications and Timings Absolute Maximum Ratings DC Specifications AC Specifications Timing Specifications	102 102 103
11	Package Outlines	111

## AN983B/BX



## **Table of Contents**

12	Layout Guide (Rev. 1.0B)	113
	Placement	
12.2	Trace Routing	113
12.3	$V_{ m cc}$ and GND $\dots$	114



# List of Figures

Figure 1	System Diagram of the AN983B/BX	8
Figure 2	Block Diagram of the AN983B/BX	10
Figure 3	Pin Assignment (top view)	11
Figure 4	Initialization Flow	19
Figure 5	Ring Structure of Frame Buffer	20
Figure 6	Chain Structure of Frame Buffer	
Figure 7	Transmit Pointers for Descriptor Management	21
Figure 8	Receive Pointers for Descriptor Management	22
Figure 9	Transmit Flow	
Figure 10	Transmit Data Flow of Pre-fetch Data	24
Figure 11	Transmit Normal Interrupt and Early Interrupt Comparison	24
Figure 12	Receive Data Flow (without early interrupt and with early interrupt)	25
Figure 13	Detailed Receive Early Interrupt Flow	25
Figure 14	MAC Control Frame Format	30
Figure 15	PAUSE Operation Receive State Diagram	31
Figure 16	PCI Clock Waveform	104
Figure 17	PCI Timings	105
Figure 18	Flash Write Timings	106
Figure 19	Flash Read Timings	107
Figure 20	Serial EEPROM Timing	
Figure 21	Transmit Signal Timing Relationships at the MII	. 109
Figure 22	Receive Signal Timing Relations at the MII	
Figure 23	MDIO Sourced by STA	
Figure 24	MDIO Sourced by PHY	
Figure 25	Package outline for the AN983B / AN983BL	
Figure 26	Ground Via Trace Arrangement	114
Figure 27	Power Trace Arrangement	
Figure 28	Ground Plane Arrangement	115



## **List of Tables**

Table 1	Abbreviations for Pin Type	12
Table 2	Abbreviations for Buffer Type	12
Table 3	Pin Definitions and Functions	13
Table 4	Format	26
Table 5	Power State	33
Table 6	Connection Type Definition	35
Table 7	Registers Address Space	38
Table 8	Registers Overview	38
Table 9	Registers Access ConditionsRegisters Access Conditions	38
Table 10	Registers Access Types	38
Table 11	Registers Clock Domains	39
Table 12	Registers Address Space	51
Table 13	Registers Overview	
Table 14	Registers Access Types	52
Table 15	Registers Address Space	85
Table 16	Registers Overview	85
Table 17	Registers Access Types	85
Table 18	Registers Overview	94
Table 19	Registers Access Types	94
Table 20	Receive Descriptor Table	95
Table 21	Transmit Descriptor Table	99
Table 22	Min-Max Ratings	102
Table 23	General DC Specifications	102
Table 24	PCI Interface DC Specifications	
Table 25	Flash/EEPROM Interface DC Specifications	
Table 26	PCI Signaling AC Specifications for 3.3 V	
Table 27	PCI Clock Specifications	103
Table 28	PCI Timings	104
Table 29	Flash Interface Timings	105
Table 30	EEPROM Interface Timings (AC/AD)	107
Table 31	Dimensions for 128 -pin PQFP Package (AN983B/X)	111
Table 32	Dimensions for 128 -pin LQFP Package (AN983BLX)	112
Table 33	Layout Guide Revision History	113



**General Description** 

# 1 General Description

The AN983B/BX is a high performance PCI Fast Ethernet controller with a integrated physical layer interface for 10BASE-T and 100BASE-TX applications. The AN983BX is the environmentally friendly "green" package version.

The AN983B/BX was designed with advanced CMOS technology to provide a glueless 32-bit bus master interface for PCI, boot ROM interface, and CSMA/CD protocol for Fast Ethernet, as well as the physical media interface for 100BASE-TX of IEEE802.3u and 10BASE-T of IEEE802.3. The auto-negotiation function is also supported for speed and duplex detections.

The AN983B/BX can be programmed as MAC-only controller. In this mode, it provides the standard MII interface to link to an external PHY. With this mode, it can be connected to the HomePNA PHY to support the HomePNA networking solution or Homeplug PHY (Power-line solution) to support Homeplug networking solution.

The AN983B/BX provides both half-duplex and full-duplex operations, as well as supports for full-duplex flow control.

It provides long FIFO buffers for transmission and reception, and an early interrupt mechanism to enhance performance.

The AN983B/BX also supports ACPI and PCI compliant power management functions and Magic Packet wakeup event.

## 2 System Block Diagram




Figure 1 System Diagram of the AN983B/BX

## 3 Features

#### **Industry standard**

IEEE802.3u 100BASE-TX and IEEE802.3 10BASE-T compliant



**Features** 

- Supports for IEEE802.3x flow control
- IEEE802.3u Auto-Negotiation support for 10BASE-T and 100BASE-TX
- PCI Specification 2.2 compliant
- · ACPI and PCI power management Ver.1.1 compliant
- Supports PC99 wake on LAN

#### **FIFO**

- Provides two independent long FIFOs with 2k bytes each for transmission and receiving
- Pre-fetch up to two transmit packets to minimize inter frame gap (IFG) to 0.96 μs
- Retransmit collided packet without reload from host memory within 64 bytes
- Automatically retransmit FIFO under-run packet with maximum drain threshold until 3 times retry failure and that will not influence the registers and transmit threshold of next packet

#### PCI I/F

- Provides 32-bit PCI bus master data transfer
- Supports PCI clock with frequency from 0 Hz to 33 MHz
- Supports network operation with PCI system clock from 20 MHz to 33 MHz
- Provides performance meter, PCI bus master latency timer, for tuning the threshold to enhance the performance
- Provides burst transmit packet interrupt and transmit/receive early interrupt to reduce host CPU utilization
- Supports memory-read, memory-read-line, memory-read-multiple, memory-write, memory-write-and-invalidate command while being bus master
- · Supports big or little endian byte ordering

#### EEPROM/Boot ROM I/F

- Provides write-able Flash ROM and EPROM as boot ROM with size up to 128 KB
- Provides PCI to access boot ROM by byte, word, or double word
- Re-write Flash boot ROM through I/O port by programming register
- Provides serial interface for read/write 93C46/66 EEPROM
- Automatically load device ID, vendor ID, subsystem ID, subsystem vendor ID, Maximum-Latency, and Minimum-Grand from the 64 byte contents of 93C46/66 after PCI reset de-asserted in PCI environment.

#### **MAC/Physical**

- Integrates the whole Physical layer functions of 100BASE-TX and 10BASE-T
- Provides Full -duplex operation on both 100 Mbit/s and 10 Mbit/s modes
- Provides Auto-negotiation (NWAY) function of full/half duplex operation for both 10 and 100 Mbit/s
- · Provides transmit wave-shaper, receives filters, and adaptive equalizer
- Provides MLT-3 transceiver with DC restoration for Base-line wander compensation
- Provides MAC and Transceiver (TXCVR) loop-back modes for diagnostic
- Built in Stream Cipher Scrambler/ De-scrambler and 4B/5B encoder/decoder
- Supports external transmit transformer with turn ratio 1:1
- Supports external receive transformer with turn ratio 1:1

#### **LED Display**

- 3 LED displays scheme provided:
  - 100 Mbit/s (on) or Speed 10 (off)
  - Link (keeps on when link ok) or Activity (will be blinking with 10 Hz when receiving or transmitting but not collision)
  - FD (keeps on when in Full duplex mode) or Collision (will be blinking with 20 Hz when colliding)
- 4 LED displays scheme provided:
  - 100 Mbit/s and Link (keep on when link and 100 Mbit/s)
  - 10 Mbit/s and Link (keep on when link and 10 Mbit/s)
  - Activity (will be blinking with 10 Hz when receiving or transmitting but not collision)
  - FD (keeps on when in Full duplex mode) or Collision (will be blinking with 20 Hz when colliding)



**Block Diagram** 

#### Miscellaneous

- Provides 128-pin QFP/LQFP packages for PCI/mini-PCI interfaces
- 3.3 V power supply with 5 V/3.3 V I/O tolerance

# 4 Block Diagram




Figure 2 Block Diagram of the AN983B/BX



Pin Assignment Diagram

# 5 Pin Assignment Diagram




Figure 3 Pin Assignment (top view)



Pin Assignment Diagram

# 5.1 Pin Type and Buffer Type Abbreviations

Standardized abbreviations:

Table 1 Abbreviations for Pin Type

Abbreviations	Description						
I	Standard input-only pin. Digital levels.						
0	Output. Digital levels.						
I/O	I/O is a bidirectional input/output signal.						
Al	Input. Analog levels.						
AO	Output. Analog levels.						
AI/O	Input or Output. Analog levels.						
PWR	Power						
GND	Ground						
MCL	Must be connected to Low (JEDEC Standard)						
MCH	Must be connected to High (JEDEC Standard)						
NU	Not Usable (JEDEC Standard)						
NC	Not Connected (JEDEC Standard)						

## Table 2 Abbreviations for Buffer Type

Abbreviations	Description
Z	High impedance
PU1	Pull up, 10 kΩ
PD1	Pull down, 10 kΩ
PD2	Pull down, 20 kΩ
TS	Tristate capability: The corresponding pin has 3 operational states: Low, high and high-impedance.
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR. An external pull-up is required to sustain the inactive state until another agent drives it, and must be provided by the central resource.
OC	Open Collector
PP	Push-Pull. The corresponding pin has 2 operational states: Active-low and active-high (identical to output with no type attribute).
OD/PP	Open-Drain or Push-Pull. The corresponding pin can be configured either as an output with the OD attribute or as an output with the PP attribute.
ST	Schmitt-Trigger characteristics
TTL	TTL characteristics



 Table 3
 Pin Definitions and Functions

Pin or Ball	Name	Pin	Buffer	Function
No.		Type	Type	
PCI Interfac	e			
24	INTA#	O/D		PCI Interrupt Request AN983B/BX asserts this signal when one of the interrupt events occurs.
25	RST#	I		PCI Signal to Initialize the AN983B/BX The active reset signal should be sustained at least 100μs to guarantee that the AN983B/BX has completed the initializing activity. During the reset period, all the output pins of AN983B/BX will be set to tristate and all the O/D pins are floated.
27	PCI-CLK	I		This PCI Clock Inputs to AN983B/BX for PCI Relative Circuits as the Synchronized Timing Base with PCI Bus The Bus signals are recognized on rising edge of PCI-CLK. In order to let network operating properly, the frequency range of PCI-CLK is limited between 20 MHz and 33 MHz when network operating.
29	GNT#	I		PCI Bus Granted This signal indicates that the PCI bus request of AN983B/BX has been accepted.
30	REQ#	0		PCI Bus Request Bus master device want to get bus access right
31	PME#	I/O		Power Management Event The Power Management Event signal is an open drain, active low signal. When WOL-bit 18 of CSR 18 be set into "1", means that the AN983B/BX is set into Wake On LAN mode. In this mode, when the AN983B/BX receives a Magic Packet frame from network then the AN983B/BX will active this signal too.In the Wake On LAN mode, when LWS-bit (bit 17) of CSR18 is set into "1" means the LAN- WAKE signal is HP-style signal, otherwise it is IBM-style signal.



 Table 3
 Pin Definitions and Functions (cont'd)

Pin or Ball	Name	Pin	Buffer	Function
No.		Type	Type	
33, 34	AD-31, 30	I/O		Multiplexed Address Data Pin of PCI Bus
35, 36	AD-29, 28			
38, 39	AD-27, 26			
40, 41	AD-25, 24			
46, 47	AD-23, 22			
49, 50	AD-21, 20			
51, 53	AD-19, 18			
54, 56	AD-17, 16			
70, 72	AD-15, 14			
73, 75	AD-13, 12			
76, 78	AD-11, 10			
79, 81	AD-9, 8			
84, 85	AD-7, 6			
86, 88	AD-5, 4			
89, 90	AD-3, 2			
93, 94	AD-1, 0			
43	C-BEB3	I/O		Bus Command and Byte Enable
57	C-BEB2			
69	C-BEB1			
83	C-BEB0			
44	IDSEL	I		Initialization Device Select
				This signal is asserted when host issues the configuration cycles to the AN983B/BX.
59	FRAME#	I/O		Begin and Duration of Bus Access Driven by master device
60	IRDY#	I/O		Master Device is Ready to Data Transaction
61	TRDY#	I/O		Slave Device is Ready to Data Transaction
63	DEVSEL#	I/O		Device Select Device select, target is driving to indicate the address is decoded
64	STOP#	I/O		Stop the Current Transaction  Target device request the master device to stop the current transaction
65	PERR#	I/O		Data Parity Error  Data parity error is detected, driven by the agent receiving data
66	SERR#	O/D		Address Parity Error
68	PAR	I/O		Parity Parity, even parity (AD [31:0] + C/BE [3:0]), master drives par for address and write data phase, target drives par for read data phase



 Table 3
 Pin Definitions and Functions (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
	Clk rup	I/O		Clock Bun for BCI System
92	Clk-run	1/0	OD	Clock Run for PCI System In the normal operation situation, Host should assert this signal to indicate AN983B/BX about the normal situation. On the other hand, when Host will deassert this signal when the clock is going down to a non-operating frequency. When AN983B/BX recognizes the deasserted status of clk run, then it will assert clk-run to request host to maintain the normal clock operation. When clk-run function is disabled then the AN983B/BX will set clk-run in tristate.
BOOTROM/	EEPROM Interf			
98	BrA0	I/O		ROM Data Bus
99	BrA1			Provides up to 128KB EPROM or Flash-ROM application
100	BrA2			space.
101	BrA3			
106	BrA4			
108	BrA5			
109	BrA6			
110	BrA7			
112	BrA8			
113	BrA9			
126	BrA10			
127	BrA11			
128	BrA12			
1	BrA13			
2	BrA14			
3	BrA15			
105	BrA16			
116	BrD0	Ю		BootROM Data Bus Bit (0~7)
117	BrD1			
118	BrD2			Input/Output data for AN983B/BX
119	BrD3			EDO: Data Output of serial EEPROM EDI: Data Input of serial EEPROM
120	BrD4			ECK: Clock input of serial EEPROM
121	BrD5/EDO	IO/O		The AN983B/BX output clock signal to EEPROM.
123	BrD6/EDI BrD7/ECK	IO/I IO/I		
124	EECS	0		Chip Select of Serial EEPROM
125	BrCS#	0		BootROM Chip Select
114	BrOE#	0		BootROM Read Enable for Flash ROM Application
115	BrWE#	0		BootROM Write Enable for Flash ROM Application
MII Interface	e (Program AN9	83B/BX as	MAC-Onl	y Mode,Set FCH [2:0] =100B)
127	Mdc	0		MII Management Data Clock



Table 3 Pin Definitions and Functions (cont'd)

Pin or Ball	Name	Pin	Buffer	Function
No.		Type	Type	
128	Mtxen	0		MII Transmit Enable
109	MtxD0	0		MII Transmit Data
110	MtxD1			
112	MtxD2			
113	MtxD3			
108	Mtxerr	0		MII Transmit Error
101	Mdio	I/O		MII Management Data I/O
120	Mrxdv	I		MII Receive Data Valid
100	Mcrs	I		MII Carrier Sense
116	MrxD0	I		MII Receive Data
117	MrxD1			
118	MrxD2			
119	MrxD3			
99	Mcol	I		MII Collision
98	Mrxerr	I		MII Receive Error
115	Rxclk	I		MII Receive Clock
114	Txclk	I		MII Transmit Clock
Physical Int	erface			
18	XTLP	I		Crystal Inputs
17	XTLN			To be connected to a 25 MHz crystal with 50 ppm accuracy.
6	RXIN	I		Differentials Receive Inputs
7	RXIP			The differentials receive inputs of 100BASE-TX or 10BASE-T, these pins directly input from Magnetic.
20	TXOP	0		Differential Transmit Outputs
21	TXON			The differential Transmit outputs of 100BASE-TX or 10BASE-T, these pins directly output to Magnetic.
15	RIBB	I		Reference Bias Resistor
				To be tied to an external 10.0K (1%) resistor which should be connected to the analog ground at the other end.
9	TST0	I		Test Pin
10	TST1			
11	TST2			
5	TST3			
12, 13	NC	0		
LED Display	y and Miscella	ineous		



 Table 3
 Pin Definitions and Functions (cont'd)

Table 3	Pin Definitions			
Pin or Ball No.	Name	Pin Type	Buffer Type	Function
102	Led-Act	О		4 LED Mode: LED Display for Activity Status This pin will be driven on with 10 Hz blinking frequency when either effective receiving or transmitting is detected.
	(Led-Ink/act)	O		(3 LED Mode): LED Display for Link and Activity Status This pin will be driven on continually when a good Link test is detected. This pin will be driven on with 10 Hz blinking frequency when either effective receiving or transmitting is detected.
103	Led-10Lnk	0		4 LED Mode: LED Display for 10 Mbit/s Speed This pin will be driven on continually when the 10 Mbit/s network operating speed is detected.
	(Led-fd/col)	0		(3 LED Mode): LED Display for Full Duplex or Collision Status  This pin will be driven on continually when a full duplex configuration is detected. This pin will be driven on with 20 Hz blinking frequency when a collision status is detected in the half duplex configuration.
104	Led-100Lnk	0		4 LED Mode: LED Display for 100 Mbit/s Speed This pin will be driven on continually when the 100 Mbit/s network operating speed is detected.
	(Led-speed)	0		(3 LED Mode): LED Display for 100 Mbit/s or 10 Mbit/s speed This pin will be driven on continually when the 100M b/s network operating speed is detected.
105	Led-Fd/Col	O		4 LED Mode: LED Display for Full Duplex or Collision Status  This pin will be driven on continually when a full duplex configuration is detected. This pin will be driven on with 20 Hz blinking frequency when a collision status is detected in the half duplex configuration.  (3 LED Mode): none
95	Vaux	I		When this pin is asserted, it indicates an auxiliary power source is supported. ACPI purpose, for detecting the auxiliary power source. This pin should be or-wired connected to:  1) 3.3 V when 3.3 Vaux support, or 2) 5 V when 5 Vaux support from 3-way switch.
96	Vcc-detect	I		When this pin is asserted, it indicates PCI power source is supported. ACPI purpose, for detecting the main power is remained or not. This pin should be connected to PCI bus power source +5 V.



## Table 3 Pin Definitions and Functions (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
97	PMEP	0		This signal is used as the WOL pin. It provides a programmable positive or negative pulse with approximately 50 ms width.
<b>Digital Powe</b>	er Pins			
26, 32, 42, 45, 52, 62, 71, 80, 82, 91, 107				
23, 28, 37, 48, 55, 58, 67, 74, 77, 87, 111				Connect to 3.3 V
<b>Analog Pow</b>	er Pins			
4, 16, 22	$V_{\rm AAR}, V_{\rm AAREF}, \ V_{\rm AAT}, 3.3   m V$			
8, 14, 19	GNDR, GNDREF, GNDT			



# 7 Functional Descriptions

## 7.1 Initialization Flow

The flow of initialize AN983B/BX is shown as below.




Figure 4 Initialization Flow

## 7.2 Network Packet Buffer Management

## 7.2.1 Descriptor Structure Types

For networking operations the AN983B/BX transmits the data packet from transmit buffers in host memory to AN983B/BX's transmit FIFO and receives the data packet from AN983B/BX's receiving FIFO to receive buffers in host memory. The descriptors that the AN983B/BX supports to build in host memory are used as the pointers of these transmit and receive buffers.

There are two structure types for the descriptor, **Ring and Chain**, supported by the AN983B/BX and are shown as below. The type selection is controlled by the bit24 of RDES1 and the bit24 of TDES1.

The transmitting and receiving buffers are physically built in host memory. Any buffer can contain either a whole packet or just parts of a packet. But it can't contain more than one packet.



#### · Ring structure

There are two buffers per descriptor in the ring structure. Support receives early interrupt.




Figure 5 Ring Structure of Frame Buffer

· Chain structure

There is only one buffer per descriptor in chain structure.




Figure 6 Chain Structure of Frame Buffer



# 7.2.2 The Point of Descriptor Management

OWN bit = 1, ready for network side access

OWN bit = 0, ready for host side access

· Transmit Descriptor Pointers




Figure 7 Transmit Pointers for Descriptor Management

Receive Descriptor Pointers






Figure 8 Receive Pointers for Descriptor Management



## 7.3 Transmit Scheme and Transmit Early Interrupt

#### 7.3.1 Transmit Flow

The flow of packet transmit is shown as below.




Figure 9 Transmit Flow

## 7.3.2 Transmit Pre-fetch Data Flow

- Transmit FIFO size = 2K-byte
- · Two packets in the FIFO at the same time
- · Meet the transmit min. back-to-back






Figure 10 Transmit Data Flow of Pre-fetch Data

## 7.3.3 Transmit Early interrupt Scheme




Figure 11 Transmit Normal Interrupt and Early Interrupt Comparison

## 7.4 Receive Scheme and Receive Early Interrupt Scheme

The following figure shows the difference of timing without early interrupt and with early interrupt.






Figure 12 Receive Data Flow (without early interrupt and with early interrupt)




Figure 13 Detailed Receive Early Interrupt Flow

## 7.5 Network Operation



## 7.5.1 MAC Operation

In the MAC (Media Access Control) portion of AN983B/BX, it incorporates the essential protocol requirements for operating as an IEEE802.3 and Ethernet compliant node.

Table 4 Format

Field	Description
Preamble	A 7-byte field of (10101010b)
Start Frame Delimiter	A 1-byte field of (10101011b)
Destination Address	A 6-byte field
Source Address	A 6-byte field
Length/Type	A 2-byte field indicated the frame is in IEEE802.3 format or Ethernet format.IEEE802.3 format: 0000H ~ 05DCH for Length field Ethernet format: 05DD ~ FFFFH for Type field
Data	46 <sup>1)</sup> ~ 1500 bytes of data information
CRC	A 32-bit cyclic redundant code for error detection

<sup>1)</sup> If padding is disabled (TDES1 bit23), the data field may be shorter than 46 bytes.

#### **Transmit Data Encapsulation**

The differences between the encapsulation and a MAC frame while operating in the 100BASE-TX mode are listed as follow:

- 1. The first byte of the preamble is replaced by the JK code according to the IEE802.3u, clause 24.
- 2. After the CRC field of the MAC frame, the AN983B/BX inserts the TR code according to the IEE802.3u, clause 24.

#### **Receive Data Decapsulation**

When operating in 100BASE-TX mode the AN983B/BX detects a JK code for a preamble as well as a TR code for the packet end. If a JK code is not detected, the AN983B/BX will abort this frame receiving and wait for a new JK code detection. If a TR code is not detected, the AN983B/BX will report a CRC error.

#### **Deferring**

The Inter-Frame Gap (IFG) time is divided into two parts:

- 1. IFG1 time (64-bit time): If a carrier is detected on the medium during this time, the AN983B/BX will reset the IFG1 time counter and restart to monitor the channel for an idle again.
- 2. IFG2 time (32-bit time): After counting the IFG2 time the AN983B/BX will access the channel even though a carrier has been sensed on the network.

#### **Collision Handling**

The scheduling of re-transmissions is determined by a controlled randomization process called "truncated binary exponential back-off". At the end of enforcing a collision (jamming), the AN983B/BX delays before attempting to re-transmit the packet. The delay is an integer multiple of slot time. The number of slot times to delay before the nth re-transmission attempt is chosen as a uniform distributed integer in the range:

 $0 \le r < 2^k$ , where k = min. (n, 10)



## 7.5.2 Transceiver Operation

In the transceiver portion of the AN983B/BX, it integrates the IEEE802.3u compliant functions of PCS (physical coding sub-layer), PMA (physical medium attachment) sub-layer, PMD (physical medium dependent) sub-layer for 100BASE-TX, the IEEE802.3 compliant functions of Manchester encoding/decoding, and transceiver for 10BASE-T. All the functions and operation schemes are described in the following sections.

#### 100BASE-TX Transmit Operation

Regarding to the 100BASE-TX transmission, the transceiver provides the transmission functions of PCS, PMA, and PMD for encoding of MII data nibbles to five-bit code-groups (4B/5B), scrambling, serialization of scrambled code-groups, converting the serial NRZ code into NRZI code, converting the NRZI code into MLT3 code, and then driving the MLT3 code into the category 5 Unshielded Twisted Pair cable through an isolation transformer with the turns ratio of 1:1.

#### **Data Code-Groups Encoder**

In normal MII mode application, the transceiver receives nibble type 4B data via the TxD0~3 inputs of the MII. These inputs are sampled by the transceiver on the rising edge of Tx-clk and passed to the 4B/5B encoder to generate the 5B code-group used by 100BASE-TX.

#### Idle Code-Groups

In order to establish and maintain the clock synchronization, the transceiver needs to keep transmitting signals to medium. The transceiver will generate Idle code-groups for transmission when there is no real data MAC that wants to send.

#### Start-of-Stream Delimiter-SSD (/J/K/)

In a transmission stream, the first 16 nibbles are MAC preamble. In order to let partner delineate the boundary of a data transmission sequence and to authenticate carrier events, the transceiver will replace the first 2 nibbles of the MAC preamble with /J/K/ code-groups.

#### End-of-Stream Delimiter-ESD (/T/R/)

In order to indicate the termination of the normal data transmissions, the transceiver will insert 2 nibbles of /T/R/code-group after the last nibble of FCS.

#### Scrambling

All the encoded data (including the idle, SSD, and ESD code-groups) is passed to data scrambler to reduce the EMI and spread the power spectrum using a 10-bit scrambler seed loaded at the beginning.

#### Data Conversion of Parallel to Serial, NRZ to NRZI, NRZI to MLT3

After scrambled, the transmission data with 5B type in 25 MHz it will be converted to serial bit stream in 125 MHz by the parallel to serial function. After serialized, the transmission serial bit stream will be further converted from NRZ to NRZI format. After NRZI converted, the NRZI bit stream is passed through MLT3 encoder to generate the TP-PMD specified MLT3 code. With this MLT3 code, it lowers the frequency and reduces the energy of the transmission signal in the UTP cable and also makes the system easily to meet the FCC specification of EMI.

#### **Wave-Shaper and Media Signal Driver**

In order to reduce the energy of the harmonic frequency of transmission signals, the transceiver provides the wave-shaper prior the line driver to smooth but keep symmetric the rising/falling edge of transmission signals. The wave-shaped signals including the 100BASE-TX and 10BASE-T both are passed to the same media signal driver. This design can simplify the external magnetic connection with single one.



#### 100BASE-TX Receiving Operation

Regarding the 100BASE-TX receiving operation, the transceiver provides the receiving functions of PMD, PMA, and PCS for receiving incoming data signals through category 5 UTP cable and an isolation transformer with turns ratio of 1: 1. It includes the adaptive equalizer, baseline wander, data conversions of MLT3 to NRZI, NRZI to NRZ, and serial to parallel, the PLL for clock and data recovery, the de-scrambler, and the decoder of 5B/4B.

#### Adaptive Equalizer and Baseline Wander

The high-speed signals over the unshielded (or shielded) twisted Pair cable will induce the amplitude attenuation and phase shifting. Furthermore, these effects are dependent on the signal frequency, cable type, cable length and the connectors of the cabling. So a reliable adaptive equalizer and baseline wander to compensate all the amplitude attenuation and phase shifting are necessary. In the transceiver, it provides the robust circuits to perform these functions.

#### MLT3 to NRZI Decoder and PLL for Data Recovery

After receiving the proper MLT3 signals, the transceiver converts the MLT3 to NRZI code for further processing. After adaptive equalizer, baseline wander, and MLT3 to NRZI decoder, the compensated signals with NRZI type in 125 MHz are passed to the Phase Lock Loop circuits to extract out the original data and the synchronous clock.

#### Data Conversions of NRZI to NRZ and Serial to Parallel

After data recovered, the signals will be passed to the NRZI to NRZ converter to generate the 125 MHz serial bit stream. This serial bit stream will be packed to parallel 5B type for further processing.

#### De-scrambling and Decoding of 5B/4B

The parallel 5B type data is passed to de-scrambler and 5B/4B decoder to return their original MII nibble type data.

#### **Carrier Sensing**

Carrier Sense (CRS) signal is asserted when the transceiver detects any 2 non-contiguous zeros within any 10bit boundary of the receiving bit stream. CRS is de-asserted when ESD code-group or Idle code-group is detected. In half duplex mode, CRS is asserted during packet transmission or reception. But in full duplex mode, CRS is asserted only during packet reception.

#### **10BASE-T Transmission Operation**

It includes the parallel to serial converter, Manchester Encoder, Link test function, Jabber function, the transmit wave-shaper, and line driver described in the section of "Wave-Shaper and Media Signal Driver" of "100BASE-T Transmission Operation". It also provides Collision detection and SQE test for half duplex application.

#### 10BASE-T Receive Operation

It includes the carrier sense function, receiving filter, PLL for clock and data recovering, Manchester decoder, and serial to parallel converter.

#### **Loop-back Operation of Transceiver**

The transceiver provides internal loop-back (also called transceiver loop-back) operation for both the 100BASE-TX and 10BASE-T operations. Setting bit 14 of PHY register 0 to 1 can enable the loop-back operation. In this loop-back operation, PHY will not transmit packets (but PHY will still send MLT3 for Idle).

In the 100BASE-TX internal loop-back operation, the data comes from the transmit output of NRZ to NRZI converter then loop-back to the receiving path into the input of NRZI to NRZ converter.

In the 10BASE-T loop-back operation, the data is through transmitting path and loop-back from the output of the Manchester encoder into the input of Phase Lock Loop circuit of receiving path.



#### Full Duplex and Half Duplex Operation of Transceiver

The transceiver can operate for either full duplex or half duplex network application. In full duplex, both transmission and reception can be operated simultaneously. Under full duplex mode, collision (COL) signal is ignored and carrier sense (CRS) signal is asserted only when the transceiver is receiving.

In half duplex mode, either transmission or reception can be operated at one time. Under half duplex mode, collision signal is asserted when transmitted and received signals collided and carrier sense asserted during transmission and reception.

#### **Auto-Negotiation Operation**

The Auto-Negotiation function is designed to provide the means to exchange information between the transceiver and the network partner to automatically configure both to take maximum advantage of their abilities, and both are setup accordingly. The Auto-Negotiation function can be controlled through bit 12 of PHY register 0.

The Auto-Negotiation exchanges information with the network partner using the Fast Link Pulses (FLPs) - a burst of link pulses. There are 16 bits of signaling information contained in the burst pulses to advertise all remote partners' capabilities, which are determined by PHY, register 4. According to this information they find out their highest common capability by following the priority sequence as below:

- 1. 100BASE-TX full duplex
- 2. 100BASE-TX half duplex
- 3. 10BASE-T full duplex
- 4. 10BASE-T half duplex

During power-up or reset, if Auto-Negotiation is found enabled, FLPs will be transmitted and the Auto-Negotiation function will process. Otherwise, the Auto-Negotiation will not occur until the bit 12 of PHY register 0 is set to 1. When the Auto-Negotiation is disabled, the Network Speed and Duplex Mode are selected by programming PHY register 0.

#### **Power Down Operation**

To reduce the power consumption the transceiver is designed with power down feature, which can save the power consumption significantly. Since the power supply of the 100BASE-TX and 10BASE-T circuits are separated, the transceiver can turn off the circuit of either the 100BASE-TX or 10BASE-T when the other one of them is operating.

## 7.5.3 Flow Control in Full Duplex Application

The PAUSE function operation is used to inhibit transmission of data frames for a specified period of time. The AN983B/BX supports full duplex protocol of IEEE802.3x. To support PAUSE function, the AN983B/BX implements the MAC Control Sub-layer functions to decode the MAC Control frames received from MAC control clients and execute the relative requests accordingly. When the Full Duplex mode and PAUSE function are selected after Auto-Negotiation completed, the AN983B/BX enables the PAUSE function for flow control of full duplex application. In this section we will describe how the AN983B/BX implements the PAUSE function.



#### **MAC Control Frame and PAUSE Frame**




Figure 14 MAC Control Frame Format

The MAC Control frame is distinguished from other MAC frames only by their Length/Type field identifier. The MAC Control Opcode defined in MAC Control Frame format for PAUSE function is 0001h. Besides, the PAUSE time is specified in the MAC Control Parameters field with 2 Octets, unsigned integer, in the units of Slot-Times. The range of possible PAUSE time is 0 to 65535 Slot-Times.

So, a valid PAUSE frame issued by a MAC control client (could be a switch or a bridge) will contain:

- 1. The destination address is set equal to the globally assigned 48 bit mulitcast address 01-80-C2-00-00-01, or equal to the unicast address which the MAC control client wishes to inhibit its transmission of data frames.
- 2. Filled the MAC Control Opcode field with 0001<sub>H</sub>.
- 3. 2 Octets of PAUSE time specified in the MAC Control parameter field to indicate the length of time for which the destination is wished to inhibit data frame transmission.

#### **Receive Operation for PAUSE Function**

Upon reception of a valid MAC Control frame, the AN983B/BX will start a timer for the length of time specified by the MAC Control Parameters field. When the timer value reaches zero then the AN983B/BX ends PAUSE state. However, a PAUSE frame should not affect the transmission of a frame that has been submitted to the MAC (started Transmit out of the MAC and can't be interrupted). On the other hand, the AN983B/BX shall not begin to transmit a frame more than one Slot-Times after received a valid PAUSE frame with a non-zero PAUSE time. If the AN983B/BX receives a PAUSE frame with a zero PAUSE time value, the AN983B/BX ends the PAUSE state immediately.






Figure 15 PAUSE Operation Receive State Diagram



## 7.6 LED Display Operation

The AN983B/BX provides 2 kinds of LED display mode; the detailed descriptions about the operation are described in the PIN Description section.

## 7.6.1 First Mode – 3 LED Displays

for

- 100 Mbit/s(on) or 10 Mbit/s(off)
- Link (Keeps on when link ok) or Activity (Blink with 10 Hz when receiving or transmitting but not collision)
- FD (Keeps on when in Full duplex mode) or Collision (Blink with 20 Hz when colliding)

## 7.6.2 Second Mode – 4 LED Displays

for

- 100 Link (On when 100M link ok)
- 10 Link (On when 10M link ok)
- Activity (Blink with 10 Hz when receiving or transmitting)
- FD (Keeps on when in Full duplex mode) or Collision (Blink with 20 Hz when colliding)

## 7.7 Reset Operation

## 7.7.1 Reset Whole Chip

There are two ways to reset the AN983B/BX. First, hardware reset, the AN983B/BX can be reset via  $\overline{RST}$  pin. For ensuring proper reset operation, at least 100s active Reset input signal is required. Second, software reset, when bit 0 of CSR0 register is set to 1, the AN983B/BX will reset entire circuits and registers to default value then clear the bit 0 of CSR0 to 0.

## 7.7.2 Reset Transceiver Only

When bit 15 of PHY register 0 is set to 1, the transceiver will reset entire circuits and register contents to default value then clear the bit 15 of PHY register 0 to 0.

#### 7.8 Wake on LAN Function

The AN983B/BX can assert a signal to wake up the system when it received a Magic Packet from the network. The Wake on LAN operation is described as follow.

## 7.8.1 The Magic Packet Format

- Valid destination address that can pass the address filter of the AN983B/BX
- The payload of frame must include at least 6 contiguous 'FF' followed immediately by 16 repetitions of IEEE address.
- The frame can contain multiple 'six FF + sixteen IEEE address' pattern.
- CRC OK

## 7.8.2 The Wake on LAN Operation

The Wake on LAN enable function is controlled by bit 18 of CSR18; it is loaded from EEPROM after reset or programmed by driver to enable Wake on LAN function. If the bit 18 of CSR18 is set and the AN983B/BX receive



a Magic Packet, it will assert the PME# signal (drive to low) to indicate receiving a wake up frame as well as to set the PME status bit (the bit 15 of CSR20).

## 7.9 ACPI Power Management Function

The AN983B/BX has a built-in capability for Power Management (PM), which controlled by the host system The AN983B/BX will provide:

- Compatibility with Device Class Power Management Reference Specification, Rev1.09
- · Compatibility with ACPI specification, Rev 1.0
- Compatibility with PCI Bus Power Management Interface Specification, Rev 1.1
- Compatibility with AMD Magic Packet<sup>™</sup> Technology.
- · Compatibility with PCI CLKRUN scheme.

#### 7.9.1 Power States

#### DO (Fully On)

In this state the AN983B/BX operates as full functionality and consumes its normal power. While in the D0 state, if the PCI clock is lower than 16 MHz, the AN983B/BX may not receive or transmit frames properly.

#### **D1**

In this state the AN983B/BX doesn't response to any accesses, except configuration space and full function context in place. The only network operation the AN983B/BX can initiate is a wake-up event.

#### D2

In this state the AN983B/BX only responds to access configuration space and full function context in place. The AN983B/BX can't transmit or receive even the wake-up frame.

#### D3<sub>cold</sub> (Power Removed)

In this state all function context is lost. When power is restored, the function will return to D0.

#### D3<sub>hot</sub> (Software Visible D3)

When the AN983B/BX is brought back to D0 from D3<sub>hot</sub> the software must perform a full initialization.

The AN983B/BX in the D3<sub>hot</sub> state responds to configuration cycles as long as power and clock are supplied. This requires the device to perform an internal reset and return to a power-up reset condition without the RST# pin asserted.

Table 5 Power State

Device State	PCI-Bus State	Function Context	Clock	Power	Supported Actions to Function	Supported Actions from Function
D0	В0	Full function context in place	Full speed	Full power	Any PCI transaction	Any PCI transaction or interrupt
D1	B0, B1	Configuration maintained. No Tx and Rx except wake-up events	Stopped to Full speed	_	PCI configuration access	Only wake-up events



# Table 5 Power State (cont'd)

Device State	PCI-Bus State	Function Context	Clock	Power	Supported Actions to Function	Supported Actions from Function
D2	B0, B1, B2	Configuration maintained. No Tx and Rx	Stopped to Full speed	_	PCI configuration access (B0, B1)	-
D3hot	B0, B1, B2	Configuration lost, full initialization required upon return to D0	Stopped to Full speed	_	PCI configuration access (B0, B1)	-
D3cold	B3	All configurations lost. Power-on defaults in place on return to D0	No clock	No power	Power-on reset	-



## **General EEPROM Format Description**

# **8** General EEPROM Format Description

## **Table 6** Connection Type Definition

Offset	Length	Description			
0	2	AN983B/BX Signature: 0x85, 0x09, AN985 Signature: 0x85, 0x19			
2	1	Format major version: 0x02			
3	1	Format minor version: 0x00			
4	4	Reserved			
8	6	IEEE network address: ID1, ID2, ID3, ID4, ID5, ID6			
E	1	Reserved, should be zero.			
F	1	Reserved, should be zero.			
10	1	Phytype Reserved, should be zero.			
11	1	Reserved, should be zero.			
12	2	Default Connection Type, see Table 9.1			
14	1	BootRom ENABLE = 1, DISABLE = 0			
15	1	BootRom Default selection: 0: Using INT 18h 1: Using INT 19h 2: Using Pnp/BEV (BBS) 0x10: Boot From RPL			
16	0xA	Reserved, should be zero.			
20	2	PCI Device ID: 0X0985 (AN983B/BX), 0x1985(AN985)			
22	2	PCI Vendor ID: 0x1317			
24	2	PCI Subsystem ID			
26	2	PCI Subsystem Vendor ID			
28	1	MIN_GNT value. 0xFF			
29	1	MAX_LAT value. 0xFF			
2A	4	CIS Pointer, it will be loaded into CR10. 0x0202			
2E	2	CSR18 (CR) bit 31-16 recall data. Please reference AN983B/BX Spec.			
30	0x22	Reserved, should be zero.			
52	2	Cardbus CIS length			
54	0x2A	Reserved, should be zero.			
7E	2	CheckSum, the least significant two bytes of FCS for data stored in offset 0.7D of EEPROM			
140	C0	Cardbus CIS			
0xFFFF		Software Driver Default			
0x0100		Auto-Negotiation			
0x0200		Power-on Auto-detection			
0x0400		Auto Sense			
0x0000		10BaseT			
0x0001		BNC			



## **General EEPROM Format Description**

0x0002	AUI
0x0003	100BaseTx
0x0004	100BaseT4
0x0005	100BaseFx
0x0010	10BaseT Full Duplex
0x0013	100BaseTx Full Duplex
0x0015	100BaseFx Full Duplex



#### **Registers and Descriptors Description**

# 9 Registers and Descriptors Description

There are three kinds of registers designed for AN983B/BX. They are AN983B/BX configuration registers, PCI control/status registers, and Transceiver control/status registers.

The AN983B/BX configuration registers are used to initialize and configure the AN983B/BX for identifying and querying the AN983B/BX.

The PCI control/status registers are used to communicate between the host and AN983B/BX. Host can initialize, control, and read the status of the AN983B/BX through the mapped I/O or memory address space.

Regarding the registers of transceiver portion of AN983B/BX, it includes 7 basic registers which are defined according to the clause 22 "Reconciliation Sub-layer and Media Independent Interface" and clause 28 "Physical Layer link signaling for 10 Mbit/s and 100 Mbit/s Auto-Negotiation on twisted pair" of IEEE802.3u standard. The AN983B/BX also provides receive and transmit descriptors for packet buffering and management. These descriptors are described in the following section.



# 9.1 AN983B/BX Configuration Registers

Table 7 Registers Address Space

Module	Base Address	End Address	Note
XXXXX	1200 0000 <sub>H</sub>	xxxx 0110 <sub>H</sub>	Xxxxx

Table 8 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number		
LID_CR0	Loaded Identification Number	00 <sub>H</sub>	40		
CSD_CR1	Configuration Command and Status	04 <sub>H</sub>	40		
CC_CR2	Class Code and Revision Number	08 <sub>H</sub>	42		
LT_CR3	Latency Timer	0C <sub>H</sub>	42		
IOBA_CR4	I/O Base Address	10 <sub>H</sub>	43		
MBA_CR5	Memory Base Address	14 <sub>H</sub>	44		
CIS_CR10	Card Information Structure	28 <sub>H</sub> 44			
SID_CR11	Subsystem ID and Vendor ID	2C <sub>H</sub> 44			
BRBA_CR12	Boot ROM Base Address	30 <sub>H</sub>	45		
CP_CR13	Capabilities Pointer	34 <sub>H</sub>	45		
CI_CR15	Configuration Interrupt	3C <sub>H</sub>	46		
DS_CR16	Driver Space for Special Purpose	40 <sub>H</sub>	47		
SIG_CR32	Signature	80 <sub>H</sub>	47		
PMR0_CR48	PMR0_CR48 Power Management Register 0 C0 <sub>H</sub>				
PMR1_CR49	Power Management Register 1	C4 <sub>H</sub>	49		

The register is addressed wordwise.

Table 9 Registers Access Conditions Registers Access Conditions

Access Condition Short Name	Dependency
	= <sub>B</sub> .

Standard abbreviations:

Table 10 Registers Access Types

Mode	Symbol	Description Hardware (HW)	Description Software (SW)				
read/write	rw	Register is used as input for the HW	Register is read and writable by SW				
read r		Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)				
write	w		Register is writable by SW				
read/write hardware affected	rwh	Register can be modified by HW	Register can be modified by HW, but the priority SW versus HW has to be specified				
	rwv						



Table 10 Registers Access Types (cont'd)

Mode	Symbol	Description Hardware (HW)	Description Software (SW)				
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register				
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register				
Latch high, self clearing	Ihsc	Latch high signal at high level, clear on read	SW can read the register				
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register				
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)				
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)				
Interrupt high, self clearing	ihsc	Differentiate the input signal (low- >high) register cleared on read	SW can read the register				
Interrupt low, self clearing	ilsc	Differentiate the input signal (high- >low) register cleared on read	SW can read the register				
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high- >low) register cleared with written mask	SW can read the register, with write mask the register can be cleared				
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low- >high) register cleared with written mask	SW can read the register, with write mask the register can be cleared				
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register				
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is read and writable by SW				
Read/write self clearing	rwsc	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is read and writable by SW.				

# Table 11 Registers Clock Domains

Clock Short Name	Description					

# 9.1.1 AN983B/BX Configuration Registers Descriptions

Offset	b31	b16	b15		b0			
00h	Device ID*		Vendor ID*					
04h	Status		Command					
08h	Base Class Code	Subclass		Revision# Step#				
0ch			Latency timer	Cache line	size			

Data Sheet 39 Rev. 1.81, 2005-12-15



Offset	b31	b16	b15	5b0								
10h	Base I/O address											
14h	Base memory	Base memory address										
18h~24h	Reserved	Reserved										
28h	ROM-im* Address space offset* Add-indi*											
2ch	Subsystem ID* Subsystem vendor ID*											
30h	Boot ROM ba	Boot ROM base address										
34h	Reserved											
38h	Reserved											
3ch	Max_Lat*	Min_Gnt*	Interrupt pin	Interrupt line								
40h	Reserved	,	Driver Space	Reserved								
80h	Signature of A	N983B/BX										
c0h	PMC		Next_Item_Pt	Cap_ID								
c4h	Reserved PMCSR											

Note: Automatically recalled from EEPROM when PCI reset is deserted.

- 1. CIS(28h) is a read-only register.
- 2. DS(40h), bit 15-8, is read/write able register.
- 3. SIG(80h) is hard wired register, read only.

#### **Loaded Identification Number of Device and Vendor**

 LID\_CR0
 Offset
 Reset Value

 Loaded Identification Number
 00<sub>H</sub>
 From EEPROM<sub>H</sub>

 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 LDID
 LVID

Field	Bits	Туре	Description
LDID	31:16	ro	Loaded Device ID
			The device ID number loaded from serial EEPROM.
LVID	15:0	ro	Loaded Vendor ID
			The vendor ID number loaded from serial EEPROM.

### **Reset Value loaded from EEPROM**

#### **Configuration Command and Status**



CSD\_CR1 Offset Reset Value Configuration Command and Status 04<sub>H</sub> 0290 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22 2	1 2	0 1	9 1	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SP E	SE S	SM A	ST A	Re s	SD	ST	SD PR	SF BB	Res	N	С	1	1		1		Res	;		I			CS E	Re s	CP E		Res	;	CM O	CM SA	CI O*
rw	rw	rw	rw	ro	ro	)	rw	ro	ro	r	)	•					ro						rw	ro	rw		ro		rw	rw	rw

Field	Bits	Type	Description
SPE	31	rw	Status of Parity Error  1 <sub>B</sub> , means that AN983B/BX detected a parity error. This bit will be set in this condition even if the parity error response (bit 6 of CR1) is disabled.
SES	30	rw	Status of System Error  1 <sub>B</sub> , means that AN983B/BX asserted the system error pin
SMA	29	rw	Status of Master Abort  1 <sub>B</sub> , means that AN983B/BX received a master abort and terminated a master transaction
STA	28	rw	Status of Target Abort  1 <sub>B</sub> , means that AN983B/BX received a target abort and terminated a master transaction
Res	27	ro	Reserved
SDST	26:25	ro	Status of Device Select Timing The timing of the assertion of device select.  01 <sub>B</sub> , means a medium assertion of DEVSEL#
SDPR	24	rw	Status of Data Parity Report  1: when three conditions are met:  AN983B/BX asserted parity error - PERR# or it detected parity error asserted by other device. AN983B/BX is operating as a bus master.  AN983B/BX's parity error response bit (bit 6 of CR1) is enabled.
SFBB	23	ro	Status of Fast Back-to-Back Always 1, since AN983B/BX has the ability to accept fast back-to-back transactions.
Res	22:21	ro	Reserved
NC	20	ro	New Capabilities This bit indicates that whether the AN983B/BX provides a list of extended capabilities, such as PCI power management.  0 <sub>B</sub> , the AN983B/BX doesn't provide New Capabilities 1 <sub>B</sub> , the AN983B/BX provides the PCI management function
Res	19:9	ro	Reserved
CSE	8	rw	Command of System Error Response  1 <sub>B</sub> , enable system error response. AN983B/BX will assert SERR# when it find a parity error on the address phase.
Res	7	ro	Reserved




Field	Bits	Туре	Description
CPE	6	rw	Command of Parity Error Response  0 <sub>B</sub> , disable parity error response. AN983B/BX will ignore any detected parity error and keep on its operating. Default value is 0.  1 <sub>B</sub> , enable parity error response. AN983B/BX will assert system error (bit 13 of CSR5) when a parity error is detected.
Res	5:3	ro	Reserved
СМО	2	rw	Command of Master Operation Ability  0 <sub>B</sub> , disable the bus master ability  1 <sub>B</sub> , enable the PCI bus master ability. Default value is 1 for normal operation.
CMSA	1	rw	Command of Memory Space Access  0 <sub>B</sub> , disable the memory space access ability  1 <sub>B</sub> , enable the memory space access ability
CIOSA	0	rw	Command of I/O Space Access  0 <sub>B</sub> , disable the I/O space access ability  1 <sub>B</sub> , enable the I/O space access ability

rw: Read and Write able. ro: Read able only

**Class Code and Revision Number** 

CC\_CR2 Offset Reset Value Class Code and Revision Number 08<sub>H</sub> 0200 0011<sub>H</sub>




Field	Bits	Туре	Description
BCC	31:24	ro	Base Class Code It means AN983B/BX is network controller.
SC	23:16	ro	Subclass Code It means AN983B/BX is a Fast Ethernet Controller.
Res	15:8	ro	Reserved
RN	7:4	ro	Revision Number Identifies the revision number of AN983B/BX.
SN	3:0	ro	Step Number Identifies the AN983B/BX steps within the current revision.

ro: Read only

**Latency Timer** 





Field	Bits	Туре	Description
Res	31:16	ro	Reserved
LT	15:8	rw	Latency Timer This value specifies the latency timer of the AN983B/BX in units of PCI bus clock. Once the AN983B/BX asserts FRAME#, the latency timer starts to count. If the latency timer expires and the AN983B/BX still asserted FRAME#, then the AN983B/BX will terminate the data transaction as soon as its GNT# is removed.
CLS	7:0	rw	Cache Line Size This value specifies the system cache line size in units of 32-bit double words (DW). The AN983B/BX supports 8, 16, and 32 DW of cache line size. This value is used by the AN983B/BX driver to program the cache alignment bits (bit 14 and 15 of CSR0). The cache alignment bits are used for cache oriented PCI commands; say memory-read-line, memory-read-multiple, and memory-write-and-invalidate.

#### I/O Base Address

IOBA\_CR4OffsetReset ValueI/O Base Address10H0000 0001H

3	31	30	2	9	28	27	26	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			'	,			•		'		'		IO	ВА		•				•						'		ı	Res	;	' '		IO SI
L			1			1	1	1	1	1		1	1	1	i	1	1	1	1			<u> </u>	ш										
													r	۱۸/															ro				ro


Field	Bits	Туре	Description
IOBA	31:8	rw	I/O Base Address This value indicates the base address of PCI control and status register (CSR0~28).
Res	7:1	ro	Reserved
IOSI	0	ro	I/O Space Indicator  1 <sub>B</sub> , means that the configuration registers map into the I/O space

ro



## Registers and Descriptors DescriptionAN983B/BX Configuration Registers

### **Memory Base Address**



Field	Bits	Type	Description
MBA	31:10	rw	Memory Base Address
			This value indicates the base address of PCI control and status register (CSR0~28).
Res	9:1	ro	Reserved
IOSI	0	ro	Memory Space Indicator  1 <sub>B</sub> , means that the configuration registers map into the I/O space

#### **Card Information Structure**

For Card bus.

ro

Note: Automatically recalled from EEPROM when PCI reset is deserted.

CIS_CI Card Ir	R10 Offset of the control of the con	Reset Value 0000 0000 <sub>H</sub>
31 30	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ROM	ASO	AI

ro


Field	Bits	Туре	Description
ROM	31:30	ro	ROM
			ROM-image
ASO	29:4	ro	Address Space Offset
Al	3:0	ro	Address Space Indicator

### **Subsystem ID and Vendor ID**

Note: Automatically recalled from EEPROM when PCI reset is deserted.

SID_CR11	Offset	Reset Value
Subsystem ID and Vendor ID	2C <sub>H</sub>	1216 1113 <sub>H</sub>






Field	Bits	Type	Description
SID	31:16	ro	Subsystem ID
			This value is loaded from EEPROM after power on or hardware reset.
SVID	15:0	ro	Subsystem Vendor ID
			This value is loaded from EEPROM after power on or hardware reset.

#### **Boot ROM Base Address**

256 Bytes ROM size.

BRBA\_CR12 Offset Reset Value
Boot ROM Base Address 30<sub>H</sub> XXXX 0000<sub>H</sub>




Field	Bits	Туре	Description
BRBA	31:17	rw	Boot ROM Base Address This value indicates the address mapping of boot ROM field. Besides, it also defines the boot ROM size. The value of bit 17~10 is set to 0 for AN983B/BX supports up to 256 KB of boot ROM.
Res	16:1	ro	Reserved
BRE	0	rw	Boot ROM Enable The AN983B/BX really enables its boot ROM access only if both the memory space access bit (bit 1 of CR1) and this bit are set to 1.  1 <sub>B</sub> , enable Boot ROM (Combines with bit 1 of CR1)

This register should be initialized before accessing the boot ROM space (write 32'hffffffff return 32'h fffe0001)

**Capabilities Pointer** 

CP\_CR13 Offset Reset Value Capabilities Pointer 34<sub>H</sub> 0000 00C0<sub>H</sub>





Field	Bits	Туре	Description
Res	31:8	ro	Reserved
СР	7:0	ro	Capabilities Pointer

### **Configuration Interrupt**


 $\begin{array}{ccc} \text{CI\_CR15} & \text{Offset} & \text{Reset Value} \\ \text{Configuration Interrupt} & \text{3C}_{\text{H}} & \text{XXXX 01XX}_{\text{H}} \\ \end{array}$ 

31 30 2	9 28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 1	1 1	1 1	,		I	I			_	l	ı	ı		l			_	1 1	I			ı	ı	١ -	_	ı	l	I
ML					MG													IL										
ro								r	n	l						r	0							r	w		l	

Field	Bits	Type	Description
ML	31:24	ro	Max. Lat Register This value indicates "how often" the AN983B/BX needs to access to the PCI bus in the units of 250 ns. This value is loaded from serial EEPROM after power on or hardware reset.
			Note: Automatically recalled from EEPROM when PCI reset is deserted.
MG	23:16	ro	Min. Gnt Register This value indicates how long the AN983B/BX needs to retain the PCI bus ownership whenever it initiates a transaction, in the units of 250 ns. This value is loaded from serial EEPROM after power on or hardware reset.
			Note: Automatically recalled from EEPROM when PCI reset is deserted.
IP	15:8	ro	Interrupt Pin This value indicates which of the four interrupt request pins that AN983B/BX is connected.Always 01h: means the AN983B/BX connects to INTA#
ĪL	7:0	rw	Interrupt Line This value indicates which of the system interrupt request lines the INTA# of AN983B/BX is routed to. The BIOS will fill this field when it initializes and configures the system. The AN983B/BX driver can use this value to determine priority and vector information.



### **Driver Space for Special Purpose**




Field	Bits	Type	Description
Res	31:16	ro	Reserved
DS	15:8	rw	Driver Space for special purpose Since this area won't be cleared in the software reset, the AN983B/BX driver can use this rw area for special purpose.
Res	7:0	ro	Reserved

### Signature of AN983B/BX

Hard wired register, read only

SIG_CR32	Offset	Reset Value
Signature	80 <sub>H</sub>	0981 1317 <sub>н</sub>



Field	Bits	Type	Description
DID	31:16	ro	Device ID
			The device ID number of AN983B/BX.
VID	15:0	ro	Vendor ID
			The vendor ID number of ADM Technology Corp.



## **Power Management Register 0**

PMR0\_CR48 Offset Reset Value Power Management Register 0  $C0_H$  FE82  $0001_H$ 


31 30 29 28 27	26 25	24 23 22	2 21 20	19 1	8 17 16	15 14 13	12 11 10	9 8	7	6 5	4 3	2	1 (	)
PMES	D2 D1 S S	AUXC	DS Re	PM EC	VER		NIP			l	CAPI	D		
														_
ro	ro ro	ro	ro ro	ro	ro		ro				ro			

Field	Bits	Туре	Description
PMES	31:27	ro	PME Support The AN983B/BX will assert PME# signal while in the D0, D1, D2, D3 power state. The AN983B/BX supports Wake-up from the above states.
D2S	26	ro	D2 Support The AN983B/BX supports D2 Power Management State.
D1S	25	ro	D1 Support The AN983B/BX supports D1 Power Management State.
AUXC	24:22	ro	Aux Current These three bits report the maximum 3.3 Vaux current requirements for AN983B/BX. If bit 31 of PMR0 is '1', the default value is 0101b, means AN983B/BX need 100 mA to support remote wake-up in D3 cold power state.
DSI	21	го	Device Specific Initialization The Device Specific Initialization bit indicates whether special initialization of this function is required before the generic class device driver is able to use it.  O <sub>B</sub> , indicates that the function does not require a device specific initialization sequence following transition to the D0 un-initialized state
Res	20	ro	Reserved
PMEC	19	ro	PME Clock When "1" indicates that the AN983B/BX relies on the presence of the PCI clock for PME# operation. While "0" indicates the no PCI clock is required for the AN983B/BX to generate PME#.
VER	18:16	ro	Version The value of 010b indicates that the AN983B/BX complies with Revision 1.1 of the PCI Power Management Interface Specification.
NIP	15:8	ro	Next Item Pointer This value is always 0h, indicates that there are no additional items in the Capabilities List.
CAPID	7:0	Capability Identifier This value is always 01h, indicates the link list item as being PCI Power Management Registers.	



## **Power Management Register 1**

PMR1\_CR49 Offset Reset Value
Power Management Register 1 C4<sub>H</sub> 0000 0000<sub>H</sub>



Field	Bits	Туре	Description
Res	31:16	ro	Reserved
PMES	15	rw*	PME Status This bit is set when the AN983B/BX would normally assert the PME# signal for wake-up event, this bit is independent of the state of the PME-En bit. Writing a "1" to this bit will clear it and cause the AN983B/BX to stop asserting a PME# (if enabled). Writing a "0" has no effect.
			Note: rw*: Read and Write Clear
DSCAL	14:13	ro	Data Scale Indicates the scaling factor to be used when interpreting the value of the Data register. This field is required for any function that implements the Data register. Otherwise, it's optional. The AN983B/BX doesn't support Data register and Data_Scale.
DSEL	12:9	rw	Data Select This four-bit field is used to select which data is to be reported through the Data register and Data_Scale field. This field is required for any function that implements the Data register. The AN983B/BX doesn't support Data_Select.
PME_En	8	rw	PME En  "1" enables the AN983B/BX to assert PME#. When "0" disables the PME# assertion. Magic packet default enable: When Csr18 <18> and csr18 <19> are set to 1, than the magic packet wake up event will be default enabled (csr13 <9> be set) it doesn't matter the PME_En is set or not.
Res	7:2	ro	Reserved
PWRS	1:0	rw	Power State This two-bit field is used both to determine the current power state of the AN983B/BX and to set the AN983B/BX into a new power state. The definition of this field is given below.  Note: This field is auto cleared to D0 when power resumed.  00 <sub>B</sub> D0,
			01 <sub>B</sub> <b>D1</b> , 10 <sub>B</sub> <b>D2</b> , 11 <sub>B</sub> <b>D3hot</b> ,



rw\*: Read and Write clear



# 9.2 PCI Control/Status Registers

Table 12 Registers Address Space

Module	Base Address	End Address	Note				
	0000 0000 <sub>H</sub>	0000 00FC <sub>H</sub>					

Table 13 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number				
PAR_CSR0	PCI Access Register	00 <sub>H</sub>	53				
TDR_CSR1	Transmit Demand Register	08 <sub>H</sub>	54				
RDR_CSR2	Receive Demand Register	10 <sub>H</sub>	56				
RDB_CSR3	Receive Descriptor Base Address	18 <sub>H</sub>	56				
TDB_CSR4	Transmit Descriptor Base Address	20 <sub>H</sub>	57				
SR_CSR5	Status Register	28 <sub>H</sub>	57				
NAR_CSR6	Network Access Register	30 <sub>H</sub>	61				
IER_CSR7	Interrupt Enable Register	38 <sub>H</sub>	62				
LPC_CSR8	Lost Packet Counter	40 <sub>H</sub>	64				
SPR_CSR9	Serial Port Register	48 <sub>H</sub>	64				
TMR_CSR11	General-Purpose Timer	58 <sub>H</sub>	65				
WCSR_CSR13	Wake-up Control/Status Register	68 <sub>H</sub>	65				
WTMR_CSR15	Watchdog Timer	78 <sub>H</sub>	68				
ACSR5_CSR16	Assistant CSR5 (Status Register 2)	80 <sub>H</sub>	69				
ACSR7_CSR17	Assistant CSR7 (Interrupt Enable Register 2)	84 <sub>H</sub>	72				
CR_CSR18	Command Register	88 <sub>H</sub>	73				
PCIC_CSR19	PCI Bus Performance Counter	8C <sub>H</sub>	76				
PMCSR_CSR20	Power Management Command and Status	90 <sub>H</sub>	76				
WTDP_CSR21	Current Working Transmit Descriptor Pointer	94 <sub>H</sub>	78				
WRDP_CSR22	Current Working Receive Descriptor Pointer	98 <sub>H</sub>	78				
TXBR_CSR23	Transmit Burst Count/Time-out	9C <sub>H</sub>	79				
FROM_CSR24	Flash ROM (also the boot ROM) Port	A0 <sub>H</sub>	79				
PAR0_CSR25	Physical Address Register 0	A4 <sub>H</sub>	80				
PAR1_CSR26	Physical Address Register 1	A8 <sub>H</sub>	80				
MAR0_CSR27	Multicast Address Register 0	AC <sub>H</sub>	80				
MAR1_CSR28	Multicast Address Register 1	B0 <sub>H</sub>	82				
UAR0_CSR_29	Unicast Address Register 0	B4 <sub>H</sub>	83				
UAR1_CSR_30	Unicast Address Register 1	B8 <sub>H</sub>	83				
OMR	Operation Mode Register	FC <sub>H</sub>	83				

The register is addressed wordwise.

Standard abbreviations:



Table 14 Registers Access Types

Mode	Symbol	Description Hardware (HW)	Description Software (SW)						
read/write	rw	Register is used as input for the HW	Register is read and writable by SW						
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)						
write	w		Register is writable by SW						
read/write hardware affected	rwh	Register can be modified by HW	Register can be modified by HW, but the priority SW versus HW has to be specified						
	rwv								
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register						
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register						
Latch high, self clearing	Ihsc	Latch high signal at high level, clear on read	SW can read the register						
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register						
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)						
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)						
Interrupt high, self clearing	ihsc	Differentiate the input signal (low- >high) register cleared on read	SW can read the register						
Interrupt low, self clearing	ilsc	Differentiate the input signal (high- >low) register cleared on read	SW can read the register						
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high- >low) register cleared with written mask	SW can read the register, with write mask the register can be cleared						
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low- >high) register cleared with written mask	SW can read the register, with write mask the register can be cleared						
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register						
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is read and writable by SW						
Read/write self clearing	rwsc	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is read and writable by SW.						

# 9.2.1 PCI Control/Status Registers Description



## **PCI Access Register**

PAR\_CSR0 Offset Reset Value
PCI Access Register 00<sub>H</sub> 0000 1000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	Res	<b>S</b>		I	MW IE	MR LE	_	MR ME	R	es	TA	\P	Re s	CA	<b>AL</b>		ı	PI	BL			BL E		 	DSL	- -	ı	BA R	SW R
			ro				rw*	rw*	ro	rw*	r	0	rv	٧*	ro	rv	٧*			rv	٧*			rw*			rw*			rw*	rw*

Field	Bits	Type	Description
Res	31:25	ro	Reserved
MWIE	24	rw*	Memory Write and Invalidate Enable
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			<ul> <li>0<sub>B</sub> , disable AN983B/BX to generate memory write invalidate command and use memory write commands instead</li> <li>1<sub>B</sub> , enable AN983B/BX to generate memory write invalidate command. AN983B/BX will generate this command while writing full cache lines</li> </ul>
MRLE	23	rw*	Memory Read Line Enable
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			1 <sub>B</sub> , enable AN983B/BX to generate memory read line command while read access instruction reach the cache line boundary. If the read access instruction doesn't reach the cache line boundary then AN983B/BX uses the memory read command instead.
Res	22	ro	Reserved
MRME	21	rw*	Memory Read Multiple Enable
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			1 <sub>B</sub> , enable AN983B/BX to generate memory read multiple commands while reading full cache line. If the memory is not cache aligned the AN983B/BX uses memory read command instead.
Res	20:19	ro	Reserved
TAP	18:17	rw*	Transmit Auto-polling in Transmit Suspended State
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			$00_{\rm B}$ , disable auto-polling (default) $01_{\rm B}$ , polling own-bit every 200 $\mu$ s
			$10_{ m B}$ , polling own-bit every 800 $\mu$ s $11_{ m B}$ , polling own-bit every 1600 $\mu$ s
Res	16	ro	Reserved



Field	Bits	Type	Description
CAL	15:14	rw*	Cache Alignment, Address Boundary for Data Burst, Set after Reset
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			00 <sub>B</sub> , reserved (default)
			01 <sub>B</sub> , 8 DW boundary alignment
			10 <sub>B</sub> , 16 DW boundary alignment
			11 <sub>B</sub> , 32 DW boundary alignment
PBL	13:8	rw*	Programmable Burst Length
			This value defines the maximum number of DW to be transferred in one DMA transaction. Value: 0 (unlimited), 1, 2, 4, 8, 16 (default), 32
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
BLE	7	rw*	Big or Little Endian Selection
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			<ul> <li>0<sub>B</sub> , little endian (e.g. INTEL)</li> <li>1<sub>B</sub> , big endian (only for data buffer)</li> </ul>
DSL	6:2	rw*	Descriptor Skip Length
			Defines the gap between two descriptions in the units of DW.
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
BAR	1	rw*	Bus Arbitration
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			0 <sub>B</sub> , receive higher priority
			1 <sub>B</sub> , transmit higher priority
SWR	0	rw*	Software Reset
			Note: rw*: Before writing the transmitting and receiving operations should be stopped.
			1 <sub>B</sub> , reset all internal hardware except configuration registers. This signal will be cleared by AN983B/BX itself after it completed the reset process.

## **Transmit Demand Register**


TDR_CSR1	Offset	Reset Value										
Transmit Demand Register	08 <sub>H</sub>	FFFF FFFF <sub>H</sub>										
31 30 29 28 27 26 25 24 23 22 21	20 19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0										
TPDM												
rw*												



Field	Bits	Туре	Description
TPDM	31:0	rw*	Transmit Poll Demand
			When written any value in suspended state, trigger read-tx-descriptor process and check the own-bit, if own-bit = 1, then start transmit process.
			Note: rw*: Before writing the transmitting process should be in the suspended state.




#### **Receive Demand Register**



Field	Bits	Туре	Description
RPDM	31:0	rw*	Receive Poll Demand When written any value in suspended state, trigger the read-rx-descriptor
			process and check own-bit, if own- bit = 1, then start move data to buffer from FIFO.
			Note: rw*: Before writing the receiving process should be in the suspended state.

### **Receive Descriptor Base Address**


RDB\_CSR3 Offset Reset Value
Receive Descriptor Base Address 18<sub>H</sub> xxxx xxxx<sub>H</sub>



Field	Bits	Type	Description
SAR	31:2	rw*	Start Address of Receive Descriptor
			Note: rw*: Before writing the receiving process should be stopped.
RBND	1:0	ro	Must be 00, DW Boundary



### **Transmit Descriptor Base Address**



Field	Bits	Туре	Description
SAT	31:2	rw*	Start Address of Transmit Descriptor
			Note: rw*: Before writing the transmitting process should be stopped.
TBND	1:0	ro	
			Must be 00 <sub>B</sub> , DW Boundary

### rw = before writing the transmit process should be stopped

### **Status Register**

 $\begin{array}{ccc} \text{SR\_CSR5} & \text{Offset} & \text{Reset Value} \\ \text{Status Register} & 28_{\text{H}} & 0000\ 0000_{\text{H}} \end{array}$ 

31 30 29 28 27 26	25 24 23	22 21 20	19 18 17	16	15 1	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	BET	тѕ	RS	NI SS	AI F	Re FB s E	Re s	GP TT	Re s	RW T	RP S	RD U	RC I	TU F	Re s	TJ T	TD U	TP S	TC I
L I I I I	ro	ro	ro.	ro/lb	ro/lbr	o ro/ll	h ro	ro/lh		-0/lk	- / lk	- / lk	- / l k	- /lk		-	no/Ibr	ا م	o/lk
10	ro	ro	10	10/11	10/1111	010/11	1101	O/II	пог	O/III	IO/III	10/11	10/11	IO/II	1101	O/III	IO/III	O/III	O/II

Field	Bits	Type	Description
Res	31:26	ro	Reserved
BET	25:23	ro	Bus Error Type This field is valid only when bit 13 of CSR5 (fatal bus error) is set. There is no interrupt generated by this field. $000_{B} \text{ , parity error}$ $001_{B} \text{ , master abort}$ $010_{B} \text{ , target abort}$ $011_{B} \text{ , reserved}$ $1xx_{B} \text{ , reserved}$



Field	Bits	Туре	Description
TS	22:20	ro	$ \begin{array}{c} \textbf{Transmit State} \\ \textbf{Report the current transmission state only, no interrupt will be generated.} \\ 000_{B} \ \ , \textbf{stop} \\ 001_{B} \ \ , \textbf{read descriptor} \\ 010_{B} \ \ , \textbf{transmitting} \\ 011_{B} \ \ , \textbf{FIFO fill read the data from memory and put into FIFO} \\ 100_{B} \ \ , \textbf{reserved} \\ 101_{B} \ \ , \textbf{reserved} \\ 110_{B} \ \ , \textbf{suspended, unavailable transmit descriptor or FIFO overflow} \\ 111_{B} \ \ , \textbf{write descriptor} \\ \end{array} $
RS	19:17	ro	Receive State Report current receive state only, no interrupt will be generated.  000 <sub>B</sub> , stop  001 <sub>B</sub> , read descriptor  010 <sub>B</sub> , check this packet and pre-fetch next descriptor  011 <sub>B</sub> , wait for receiving data  100 <sub>B</sub> , suspended  101 <sub>B</sub> , write descriptor  110 <sub>B</sub> , flush the current FIFO  111 <sub>B</sub> , FIFO drain. move data from receiving FIFO into memory
NISS	16	ro/lh	Normal Interrupt Status Summary It's set if any of below bits of CSR5 asserted. (Combines with bit 16 of ACSR5) bit0, transmit completed interrupt bit2, transmit descriptor unavailable bit6, receive descriptor interrupt  Note: Ih: High Latching and cleared by writing 1
AISS	15	ro/lh	Abnormal Interrupt Status Summary It's set if any of below bits of CSR5 asserted. (Combines with bit 15 of ACSR5) bit1, transmit process stopped bit3, transmit jabber timer time-out bit5, transmit under-flow bit7, receive descriptor unavailable bit8, receive processor stopped bit9, receive watchdog time-out bit11, general purpose timer time-out bit13, fatal bus error  Note: Ih: High Latching and cleared by writing 1
Res	14	ro	Reserved
FBE	13	ro/lh	Fatal Bus Error  Note: Ih: High Latching and cleared by writing 1  1 <sub>B</sub> , while any of parity error master abort, or target abort is occurred (see bits 25~23 of CSR5) AN983B/BX will disable all bus access. The way to recover parity error is by setting software reset.
Res	12	ro	Reserved



Field	Bits	Type	Description
GPTT	11	ro/lh	General Purpose Timer Time-out
			Base on CSR11 timer register.
			Note: Ih: High Latching and cleared by writing 1
Res	10	ro	Reserved
RWT	9	ro/lh	Receive Watchdog Time-out
			Based on CSR15 watchdog timer register.
			Note: Ih: High Latching and cleared by writing 1
RPS	8	ro/lh	Receive Process Stopped
			Receive state = stop
			Note: Ih: High Latching and cleared by writing 1
RDU	7	ro/lh	Receive Descriptor Unavailable
			Note: Ih: High Latching and cleared by writing 1
			1 <sub>B</sub> , while the next receive descriptor can't be applied by AN983B/BX.
			The receive process is suspended in this situation. To restart the
			receive process the ownership bit of next receive descriptor should
			be set to AN983B/BX and a receive poll demand command should be issued (or a new recognized frame is received, if the receive poll
			demand is not issued).
RCI	6	ro/lh	Receive Completed Interrupt
			Note: Ih: High Latching and cleared by writing 1
			1 <sub>B</sub> , while a frame reception is completed
TUF	5	ro/lh	Transmit Under-Flow
			Note: Ih: High Latching and cleared by writing 1
			1 <sub>B</sub> , while the transmit FIFO had an under-flow condition happened
			during transmitting. The transmit process will enter the suspended
			state and report the under-flow error on bit1 of TDES0
Res	4	ro	Reserved
TJT	3	ro/lh	Transmit Jabber Timer Time-out
			Note: Ih: High Latching and cleared by writing 1
			1 <sub>B</sub> , while the transmit jabber timer expired. The transmit processor
			will enter the stop state and the transmit jabber time-out flag of bit
			14 of TDES0 will be asserted
TDU	2	ro/lh	Transmit Descriptor Unavailable
			Note: Ih: High Latching and cleared by writing 1
			1 <sub>B</sub> , while the next transmit descriptor can't be applied by AN983B/BX.
			The transmission process is suspended in this situation. To restart
			the transmission process the ownership bit of next transmit
			descriptor should be set to AN983B/BX and if the transmit
			automatic polling is not enabled then a transmit poll demand command should be issued.
TPS	1	ro/lh	Transmit Process Stopped
<b>-</b>			Note: Ih: High Latching and cleared by writing 1
			1 <sub>B</sub> , while transmit state = stop



Field	Bits	Туре	Description
TCI	0	ro/lh	Transmit Completed Interrupt
			Note: Ih: High Latching and cleared by writing 1
			1 <sub>B</sub> , means a frame transmission is completed while bit 31 of TDES1 is asserted in the first transmit descriptor of the frame



## **Network Access Register**

NAR\_CSR6 Offset Reset Value
Network Access Register 30<sub>H</sub> 0008 0040<sub>H</sub>

31 30 29 28 27 26 25 24 23 2	2 21	20 19	18 17 16	15 14	13 12	2 11 10	9 8	7 6	5 4	3	2 1	0
Res	SF	Re SQ s E	Res	TR	STF	СОМ	Res	MMPR	SB Re C s	PB	Re S	Re s
ro	rw*	ro rw*	ro	rw*	rw rw	** rw**	ro r	w* <b>†</b> **	rw** roi	`W***I	ro rw	ro

Field	Bits	Туре	Description
Res	31:22	ro	Reserved
SF	21	rw*	Store and Forward for Transmit
			Note: $w^*$ = only write when the transmit processor stoppes.
			0 <sub>B</sub> , disable 1 <sub>B</sub> , enable ignore the transmit threshold setting
Res	20	ro	Reserved
SQE	19	rw*	SQE Disable
			Note: w* = only write when the transmit processor stoppes.
			<ul> <li>0<sub>B</sub> , enable SQE function for 10BASE-T operation. The AN983B/BX provides SQE test function for 10BASE-T half duplex operation</li> <li>1<sub>B</sub> , disable SQE function</li> </ul>
Res	18:16	ro	Reserved
TR	15:14	rw*	Transmit Threshold Control
			Note: $w^*$ = only write when the transmit processor stoppes.
			00 <sub>B</sub> , 128-byte (100 Mbit/s) 72-byte (10 Mbit/s) 01 <sub>B</sub> , 256-byte (100 Mbit/s) 96-byte (10 Mbit/s) 10 <sub>B</sub> , 512-byte (100 Mbit/s) 128-byte (10 Mbit/s) 00 <sub>B</sub> , 1024-byte (100 Mbit/s) 160 -byte (10 Mbit/s)
ST	13	rw	Stop Transmit
			0 <sub>B</sub> , stop (default)
			1 <sub>B</sub> , start
FC	12	rw**	Force Collision Mode
			Note: $w^{**}$ = only write when the transmit and receive processor both stop.
			0 <sub>B</sub> , disable
			1 <sub>B</sub> , generate collision when transmit (for test in loop-back mode)
OM	11:10	rw**	Operating Mode
			Note: $w^{**}$ = only write when the transmit and receive processor both stop.
			00 <sub>B</sub> , normal
			01 <sub>B</sub> , MAC loop-back
			10 <sub>B</sub> , reserved
			11 <sub>B</sub> , reserved



Field	Bits	Description	
Res	9:8	ro	Reserved
ММ	7	rw***	Multicast Mode  Note: w*** = only write when the receive processor stoppes.  1 <sub>B</sub> , receive all multicast packets
PR	6	rw***	Promiscuous Mode  Note: w*** = only write when the receive processor stoppes.  0 <sub>B</sub> , receive only the right destination address packets 1 <sub>B</sub> , receive any good packet
SBC	5	rw**	Stop Back-off Counter  Note: w** = only write when the transmit and receive processor both stop.  0 <sub>B</sub> , back-off counter is not effected by carrier 1 <sub>B</sub> , back-off counter stop when carrier is active and resume when carrier drop.
Res	4	ro	Reserved
PB	3	rw***	Pass Bad Packet  Note: w*** = only write when the receive processor stoppes.  O <sub>B</sub> , filters all bad packets  1 <sub>B</sub> , receives any packets if pass address filter, including small packets, CRC error, truncated packets For receiving all bad packets, the bit 6 of CSR6 should be set to 1.
Res	2	ro	Reserved
SR	1	rw	Start/Stop Receive  0 <sub>B</sub> , receive processor will enter stop state after the current reception frame has completed. This value is effective only when the receive processor is in the running or suspending state. Notice: In "Stop Receive" state the PAUSE packet and Remote Wake Up packet won't be affected and can be received if the corresponding function is enabled.  1 <sub>B</sub> , receive processor will enter running state
Res	0	ro	Reserved

## **Interrupt Enable Register**


IER_CSR7 Interrupt Enable Register		Offset 38 <sub>H</sub>	Reset Value 0000 0000 <sub>H</sub>	
31 30 29 28 27 26 25 24 23	22 21 20 19 18 17	16 15 14 13 12	2 11 10 9 8 7 6 5	4 3 2 1 0
Res		NI AI Re FB Re E* s	e GP Re RWRS RURC TU T* s T* IE IE IE IE	J Re TJ TD TP TC S* IE
ro		rw rw ro rw ro	rw ro rw rw rw rw rw	ro rw rw rw rw



Field	Bits	Туре	Description
Res	31:17	ro	Reserved
NIE	16	rw	Normal Interrupt Enable
			1 <sub>B</sub> , enable all the normal interrupt bits (see bit16 of CSR5)
AIE	15	rw	Abnormal Interrupt Enable
			1 <sub>B</sub> , enable all the abnormal interrupt bits (see bit15 of CSR5)
Res	14	ro	Reserved
FBEIE	13	rw	Fatal Bus Error Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable fatal bus error interrupt
Res	12	ro	Reserved
GPTIE	11	rw	General Purpose Timer Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable general-purpose timer expired interrupt
Res	10	ro	Reserved
RWTIE	9	rw	Receive Watchdog Time-out Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable receive watchdog time-out interrupt
RSIE	8	rw	Receive Stopped Interrupt Enable
			1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable receive stopped interrupt
RUIE	7	rw	Receive Descriptor Unavailable Interrupt Enable
			1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable receive descriptor unavailable interrupt
RCIE	6	rw	Receive Completed Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 16 of CSR7 to enable receive completed interrupt
TUIE	5	rw	Transmit Under-flow Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable transmit under-flow interrupt
Res	4	ro	Reserved
TJTTIE	3	rw	Transmit Jabber Timer Time-out Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable transmit jabber timer time-out interrupt
TDUIE	2	rw	Transmit Descriptor Unavailable Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 16 of CSR7 to enable transmit descriptor unavailable interrupt
TPSIE	1	rw	Transmit Processor Stopped Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable transmit processor stopped interrupt
TCIE	0	rw	Transmit Completed Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 16 of CSR7 to enable transmit completed interrupt.



#### **Lost Packet Counter**



Field	Bits	Туре	Description
Res	31:17	ro	Reserved
LPCO	16	ro/lh	Lost Packet Counter Overflow
			Note: LH = High Latching and cleared by writing 1
			1 <sub>B</sub> , while lost packet counter overflowed. Cleared after read
LPC	15:0	ro/lh	Lost Packet Counter Increment the counter while packet discarded since there was no host receives descriptors available. Cleared after read.
			Note: LH = High Latching and cleared by writing 1

### **Serial Port Register**

SPR\_CSR9 Offset Reset Value
Serial Port Register 48<sub>H</sub> 0004 000E<sub>H</sub>

31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 19	5 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
	MDMMMDMDR	ReSRSWReSR	SDSDSCSC
Res	I C O C s	s C C s S Res	OILKS
ro	rw rw rw ro	o rw rw ro rw ro	ro rw rw rw


Field	Bits	Туре	Description
Res	31:20	ro	Reserved
MDI	19	rw	MII Management Data Input Specified read data from the external PHY
MMC	18	rw	MII Management Control  0 <sub>B</sub> , Write operation to the external PHY  1 <sub>B</sub> , Read operation from the external PHY
MDO	17	rw	MII Management Data Output Specified Write Data to the external PHY



Field	Bits	Type	Description
MDC	16	rw	MII Management Clock  1 <sub>B</sub> , MII Management Clock is a output reference clock to the external PHY
Res	15	ro	Reserved
SRC	14	rw	Serial EEPROM Read Control Set together with CSR9 bit11 to enable read operation from EEPROM
SWC	13	rw	Serial EEPROM Write Control Set together with CSR9 bit11 to enable write operation to EEPROM
Res	12	ro	Reserved
SRS	11	rw	Serial EEPROM Select Set together with CSR9 bit14 or 13 to enable EEPROM access
Res	10:4	ro	Reserved
SDO	3	ro	Serial EEPROM Data Out This bit serially shifts data from the EEPROM to the AN983B/BX.
SDI	2	rw	Serial EEPROM Data In This bit serially shifts data from the AN983B/BX to the EEPROM.
SCLK	1	rw	Serial EEPROM Clock High/Low this bit to provide the clock signal for EEPROM.
SCS	0	rw	Serial EEPROM Chip Select  1 <sub>B</sub> , selects the serial EEPROM chip

## **General-Purpose Timer**

TMR\_CSR11 Offset Reset Value General-Purpose Timer  $58_{\rm H}$  0000 0000 $_{\rm H}$ 



Field	Bits	Туре	Description
Res	31:17	ro	Reserved
СОМ	16	rw	Continuous Operation Mode  1 <sub>B</sub> , sets the general-purpose timer in continuous operating mode
GTV	15:0	rw	General-Purpose Timer Value Sets the counter value. This is a countdown counter with the cycle time of 204 $\mu$ s.

### Wake-up Control/Status Register



WCSR\_CSR13 Offset Reset Value Wake-up Control/Status Register 68<sub>H</sub> ??<sub>H</sub>

;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	Re s					WP 4E			1		Res	6		I	Li n*	Li n*		İ	Res	; ;	ı	WF RE					Res	i		WF R	MP R	LS C
	ro	rw	rw	rw	rw	rw	rw				ro				rw	rw			ro			rw	rw	rw			ro		r	w1r	w1r	w1c

Field	Bits	Type	Description
Res	31	ro	Reserved
CRCT	30	rw	CRC-16 Type  0 <sub>B</sub> , Initial contents = 0000h  1 <sub>B</sub> , Initial contents = FFFFh
WP1E	29	rw	Wake-up Pattern n Matched Enable
WP2E	28	rw	n = 1 to 5
WP3E	27	rw	
WP4E	26	rw	
WP5E	25	rw	
Res	24:18	ro	Reserved
LinkOFF	17	rw	Link Off Detect Enable The AN983B/BX will set the LSC bit of CSR13 after it has detected that link status is from ON to OFF.
LinkON	16	rw	Link On Detect Enable The AN983B/BX will set the LSC bit of CSR13 after it has detected that link status is from OFF to ON.
Res	15:11	ro	Reserved
WFRE	10	rw	Wake-up Frame Received Enable The AN983B/BX will include the "Wake-up Frame Received" event into wake-up events. If this bit is set, AN983B/BX will assert PMES bit of PMR1 after AN983B/BX has received a matched wake-up frame.
MPRE	9	rw	Magic Packet Received Enable The AN983B/BX will include the "Magic Packet Received" event into wake-up events. If this bit is set, AN983B/BX will assert PMES bit of PMR1 after AN983B/BX has received a Magic packet.
LSCE	8	rw	Link Status Changed Enable The AN983B/BX will include the "Link Status Changed" event into wake- up events. If this bit is set, AN983B/BX will assert PMES bit of PMR1 after AN983B/BX has detected a link status changed event.
Res	7:3	ro	Reserved
WFR	2	rw1c	Wake-up Frame Received
			Note: rw1c: Read only and Write one cleared.
			1 <sub>B</sub> , indicates AN983B/BX has received a wake-up frame. It is cleared by writing 1 or upon power-up reset. It is not affected by a hardware or software reset



Field	Bits	Туре	Description
MPR	1	rw1c	Magic Packet Received
			Note: rw1c: Read only and Write one cleared.
			1 <sub>B</sub> , indicates AN983B/BX has received a magic packet. It is cleared by writing 1 or upon power-up reset. It is not affected by a hardware or software reset
LSC	0	rw1c	Link Status Changed
			Note: rw1c: Read only and Write one cleared.
			1 <sub>B</sub> , indicates AN983B/BX has detected a link status change event. It is cleared by writing 1 or upon power-up reset. It is not affected by a hardware or software reset

## CSR14, WPDR - Wake-up Pattern Data Register

All six wake-up patterns filtering information are programmed through WPDR register. The filtering information is as follows:

Offset	31-24	23-16	15-8	7-0								
0000h	Wake-up patte	rn 1 mask bits 31:0	1									
0004h	Wake-up pattern 1 mask bits 63:32											
0008h	Wake-up pattern 1 mask bits 95:64											
000ch	Wake-up pattern 1 mask bits 127:96											
0010h	CRC16 of pattern 1 Reserved Wake-up pattern 1 offs											
0014h	Wake-up patte	Wake-up pattern 2 mask bits 31:0										
0018h	Wake-up patte	rn 2 mask bits 63:32										
001ch	Wake-up patte	rn 2 mask bits 95:64										
0020h	Wake-up patte	Wake-up pattern 2 mask bits 127:96										
0024h	CRC16 of patte	ern 2	Reserved	Wake-up pattern 2 offset								
0028h	Wake-up patte	rn 3 mask bits 31:0	<u> </u>	-								
002ch	Wake-up patte	rn 3 mask bits 63:32										
0030h	Wake-up patte	rn 3 mask bits 95:64										
0034h	Wake-up patte	rn 3 mask bits 127:96										
0038h	CRC16 of patte	ern 3	Reserved	Wake-up pattern 3 offset								
003ch	Wake-up patte	rn 4 mask bits 31:0										
0040h	Wake-up patte	rn 4 mask bits 63:32										
0044h	Wake-up patte	rn 4 mask bits 95:64										
0048h	Wake-up patte	rn 4 mask bits 127:96										
004ch	CRC16 of patte	ern 4	Reserved	Wake-up pattern 4 offset								
0050h	Wake-up patte	rn 5 mask bits 31:0										
0054h	Wake-up patte	rn 5 mask bits 63:32										
0058h	Wake-up patte	rn 5 mask bits 95:64										
005ch	Wake-up patte	rn 5 mask bits 127:96										
0060h	CRC16 of patte	ern 5	Reserved	Wake-up pattern 5 offset								


1. Offset value is from 0-255 (8-bit width).



2. To load the whole wake-up frame-filtering information, consecutive 25 long words write operation to CSR14 should be done.

### **Watchdog Timer**

WTMR\_CSR15 Offset Reset Value Watchdog Timer 78<sub>H</sub> 0000 0000<sub>H</sub>



Field	Bits	Type	Description
Res	31:29	ro	Reserved
MRXCK	28	r	MII Rx Clock Reverse 0 <sub>B</sub> , NOT reverse 1 <sub>B</sub> , reverse (for NS HomePHY 1M only)
Res	27:6	r	Reserved
RWR	5	rw	Receive Watchdog Release The time of release watchdog timer from last carrier deserted.  0 <sub>B</sub> , 24 bit-time 1 <sub>B</sub> , 48 bit-time
RWD	4	rw	Receive Watchdog Disable  0 <sub>B</sub> , If the receiving packet's length is longer than 2560 bytes the watchdog timer will be expired  1 <sub>B</sub> , disable the receive watchdog
Res	3	ro	Reserved
JCLK	2	rw	$\begin{array}{ll} \textbf{Jabber Clock} \\ \textbf{0}_{B} & \text{, cut off transmission after 2.6 ms (100 Mbit/s) or 26 ms (10 Mbit/s)} \\ \textbf{1}_{B} & \text{, cut off transmission after 2560 byte-time} \end{array}$
NJ	1	rw	Non-Jabber  0 <sub>B</sub> , if jabber expired re-enable transmit function after 42 ms
JBD	0	rw	Jabber Disable  1 <sub>B</sub> , disable transmit jabber function



#### Assistant CSR5 (Status Register 2)

ACSR5\_CSR16 Offset Reset Value
Assistant CSR5 (Status Register 2) 80<sub>H</sub> 0000 0000<sub>H</sub>

31 30 29 28 27 26 25 24 2	23 22 21 20 19 18 1 <sup>-</sup>	7 16 15 14	13 12 11 10	9 8 7 6	5 4 3 2	2 1 0
TE RE LC TD Re PF IS IS S IS S R	Res	ANAA Re I* I* s	FB Re GP ReR	RWRP RD RC	TU Re TJ T F s T I	D TP TC J S I

o/lmo/lmo/lh ro ro/lh ro

14

ro

Reserved

Res

Field **Bits Type Description TEIS** 31 ro/lh **Transmit Early Interrupt Status** Transmit early interrupt status is set to 1 when transmited early interrupt function is enabled (set bit 31 of CSR17 = 1) and the transmitted packet is moved completely from descriptors to TX-FIFO buffer. This bit is cleared by writing 1. Note: LH = High Latching and cleared by writing 1 **REIS** 30 ro/lh **Receive Early Interrupt Status** Receive early interrupt status is set to 1 when receive early interrupt function is enabled (set bit 30 of CSR17 = 1) and the received packet is filled up with its first receive descriptor. This bit is cleared by writing 1. Note: LH = High Latching and cleared by writing 1 LCS 29 ro/lh Status of Link Status Change Note: LH = High Latching and cleared by writing 1 **TDIS** 28 ro/lh **Transmit Deferred Interrupt Status** Note: LH = High Latching and cleared by writing 1 Res 27 Reserved ro **PFR** 26 **PAUSE Frame Received Interrupt Status** ro/lh Note: LH = High Latching and cleared by writing 1 . indicates a PAUSE frame received when the PAUSE function is 1<sub>B</sub> enabled Res 25:17 ro Reserved **ANISS** 16 ro/lh Added Normal Interrupt Status Summary Note: LH = High Latching and cleared by writing 1 , any of the added normal interrupts happened **AAISS** 15 ro/lh **Added Abnormal Interrupt Status Summary** Note: LH = High Latching and cleared by writing 1

, any of the added abnormal interrupt happened



Field	Bits	Туре	Description
FBE	13	ro/lh	Fatal Bus Error
			Note: LH = High Latching and cleared by writing 1
			<ul> <li>1<sub>B</sub> , while any of parity error master abort, or target abort is occurred (see bits 25~23 of CSR5) AN983B/BX will disable all bus access.</li> <li>The way to recover parity error is by setting software reset.</li> </ul>
Res	12	ro	Reserved
GPTT	11	ro/lh	General Purpose Timer Time-out Base on CSR11 timer register.
			Note: LH = High Latching and cleared by writing 1
Res	10	ro	Reserved
RWT	9	ro/lh	Receive Watchdog Time-out  Based on CSR15 watchdog timer register.  Note: LH = High Latching and cleared by writing 1
RPS	8	ro/lh	Receive Process Stopped Receive state = stop
			Note: LH = High Latching and cleared by writing 1
RDU	7	ro/lh	Receive Descriptor Unavailable  Note: LH = High Latching and cleared by writing 1  1 <sub>B</sub> , while the next receive descriptor can't be applied by AN983B/BX.  Receive process is suspended in this situation. To restart the receive process the ownership bit of the next receive descriptor should be set to AN983B/BX and a receive poll demand command should be issued (or a new recognized frame is received, if the receive poll demand is not issued).
RCI	6	ro/lh	Receive Completed Interrupt
			Note: LH = High Latching and cleared by writing 1
			1 <sub>B</sub> , while a frame reception is completed
TUF	5	ro/lh	Transmit Under-Flow
			Note: LH = High Latching and cleared by writing 1
			1 <sub>B</sub> , while the transmitting FIFO had an under-flow condition. It happened during transmitting. The transmit process will enter the suspended state and report the under-flow error on bit1 of TDES0
Res	4	ro	Reserved
TJT	3	ro/lh	Transmit Jabber Timer Time-out
			Note: LH = High Latching and cleared by writing 1
			<ul> <li>1<sub>B</sub> , while the transmit jabber timer expired. The transmit processor will enter the stop state and the transmit jabber time-out flag of bit 14 of TDES0 will be asserted</li> </ul>



Field	Bits	Туре	Description
TDU	2	ro/lh	Transmit Descriptor Unavailable
			Note: LH = High Latching and cleared by writing 1
			1 <sub>B</sub> , while the next transmit descriptor can't be applied by AN983B/BX. The transmission process is suspended in this situation. To restart the transmission process the ownership bit of next transmit descriptor should be set to AN983B/BX and if the transmit automatic polling is not enabled then a transmit poll demand command should be issued.
TPS	1	ro/lh	Transmit Process Stopped
			Note: LH = High Latching and cleared by writing 1
			1 <sub>B</sub> , while transmit state = stop
TCI	0	ro/lh	Transmit Completed Interrupt
			Note: LH = High Latching and cleared by writing 1
			1 <sub>B</sub> , means a frame transmission is completed while bit 31 of TDES1 is asserted in the first transmit descriptor of the frame

Bit14 to 0 are the same as the status register of CSR5. You can access those status bits through either CSR5 or CSR16.



## Assistant CSR7 (Interrupt Enable Register 2)

ACSR7\_CSR17 Offset Reset Value
Assistant CSR7 (Interrupt Enable Register 2) 84<sub>H</sub> 0000 0000<sub>H</sub>

31	3	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	Œ	LC	TD	Re	PF		ı	1		Res				ı		AA	Re	FΒ	Re	GP	Re							TJ	TD	TP	тс
IE	l II	E	IE	IE	S	R*		ı	ı		res			I		l*	IE	S	E*	S	T*	S	T*	ΙE	ΙE	IE	ΙE	S	T*	U*	S*	IE
rw.	'n	١٨/	r\//	rw.	ro	r\/					ro					rw.	rw.	ro	r\//	ro	r\//	ro	r\//	rw.	rw.	rw.	r\//	ro	r\//	rw.	rw.	r\/

Field	Bits	Туре	Description
TEIE	31	rw	Transmit Early Interrupt Enable
REIE	30	rw	Receive Early Interrupt Enable
LCIE	29	rw	Link Status Change Interrupt Enable
TDIE	28	rw	Transmit Deferred Interrupt Enable
Res	27	ro	Reserved
PFRIE	26	rw	PAUSE Frame Received Interrupt Enable
Res	25:17	ro	Reserved
ANISE	16	rw	Added Normal Interrupt Summary Enable  1 <sub>B</sub> , adds the interrupts of bit 30 and 31 of ACSR7 to the normal interrupt summary (bit 16 of CSR5)
AAIE	15	rw	Added Abnormal Interrupt Summary Enable  1 <sub>B</sub> , adds the interrupts of bit 26, 28 and 29 of ACSR7 to the abnormal interrupt summary
Res	14	ro	Reserved
FBEIE	13	rw	Fatal Bus Error Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable fatal bus error interrupt
Res	12	ro	Reserved
GPTIE	11	rw	General Purpose Timer Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable general-purpose timer expired interrupt
Res	10	ro	Reserved
RWTIE	9	rw	Receive Watchdog Time-out Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable receive watchdog time-out interrupt
RSIE	8	rw	Receive Stopped Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable receive stopped interrupt
RUIE	7	rw	Receive Descriptor Unavailable Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable receive descriptor unavailable interrupt



Field	Bits	Туре	Description
RCIE	6	rw	Receive Completed Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 16 of CSR7 to enable receive completed interrupt
TUIE	5	rw	Transmit Under-flow Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable transmit under-flow interrupt
Res	4	ro	Reserved
TJTTIE	3	rw	Transmit Jabber Timer Time-out Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable transmit jabber timer time-out interrupt
TDUIE	2	rw	Transmit Descriptor Unavailable Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 16 of CSR7 to enable transmit descriptor unavailable interrupt
TPSIE	1	rw	Transmit Processor Stopped Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 15 of CSR7 to enable transmit processor stopped interrupt
TCIE	0	rw	Transmit Completed Interrupt Enable  1 <sub>B</sub> , combine this bit and bit 16 of CSR7 to enable transmit completed interrupt.

Bit14 to 0 are the same as the interrupt enable register of CSR7. You can access those interrupt enable bits through either CSR7 or CSR16

#### **Command Register**

Bit 31 to Bit 16

Automatically recall from EEPROM

CR\_CSR18 Offset Reset Value Command Register 88<sub>H</sub> A04C 0004<sub>H</sub>

;	31	30 2	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	03 CS	AU	KCL	AT S	PP E	PC I*	PS	4 3L	RF	-S	CR D	PΜ	AP M	LW S					Res	<b>S</b>				D3 A	RW P	PA U*	RT E	DI	RT	SI NT	AT UR
ı	w	r	0	rw	rw	rw	rw	rw	r۱	W	rw	ro	rw	rw					ro					rw	rw	rw	rw	r	w	rw	rw

Field	Bits	Туре	Description
D3CS	31	rw	D3cold Support, Mapped to CR48<31>
AUXCL	30:28	ro	Aux Current These three bits report the maximum 3.3 Vaux current requirements for AN983B/BX. If bit 31 of PMR0 is '1', the default value is 0101b, means AN983B/BX need 100 mA to support remote wake-up in D3cold power state.



Field	Bits	Туре	Description
ATS	27	rw	Actively Type Select  PMEP, This bit is only active when PMEP enable CSR18 bit 26  0 <sub>B</sub> , create a positive 50 ms pulse  1 <sub>B</sub> , create a negative 50 ms pulse
PPE	26	rw	PMEP Pin Enable  0 <sub>B</sub> , disable (this pin will be input, to compatible with AN983 circuit)  1 <sub>B</sub> , enable
PCI_R	25	rw	PCI_Reset PWRS_clr 1 <sub>B</sub> , rising will automatically reset CR49/ PWRS[1:0] to 00h
PS	24	rw	Pmes_Sticky  0 <sub>B</sub> , pmez auto de-asserted: While pmez signal is asserted by wake up event it will be de-asserted by power up automatically  1 <sub>B</sub> , pmez sticky: While pmez signal is asserted by wake up event it cannot be auto de-asserted. The software should clear CR49<15> PMES bit to de-assert the pmez signal.
4_3L	23	rw	4_3LED  If this bit is reset, 3 LED mode is selected, the LEDs definition is: 100/10 speed Link/Activity Full Duplex/Collision  If this bit is set, 4 LED mode is selected, the LEDs definition is: 100 Link 10 Link Activity Full Duplex/Collision
RFS	22:21	rw	Receive FIFO Size Control  00 <sub>B</sub> , reserved  01 <sub>B</sub> , reserved  10 <sub>B</sub> , 2K  11 <sub>B</sub> , 1K
CRD	20	rw	Clock Run (clk-run pin) Disable  1 <sub>B</sub> , disables the function of clock run supports to PCI
PM	19	ro	Power Management Enables the AN983B/BX whether to activate the Power Management abilities. When this bit is set into "0" the AN983B/BX will set the Cap_Ptr register to zero, indicating no PCI compliant power management capabilities. The value of this bit will be mapped to NC-bit 20 of CR1.In PCI Power Management mode, the Wake-up events include "Wake-up Frame Received", "Magic Packet Received" and "Link Status Changed" depends on the CSR13 settings.
APM	18	rw	APM Mode This bit is effective when PM (csr18 [19]) = 1.  0 <sub>B</sub> , Magic Packet wake-up event default disable 1 <sub>B</sub> , Magic Packet wake-up event default enable
LWS	17	rw	Should be 0
Res	16:8	ro	Reserved




Field	Bits	Туре	Description
D3A	7	rw	D3_APM D3_cold APM_mode_en for PC99 Certification It doesn't matter the status of PEM_EN, the pmez signal can be asserted by programming this bit.  0 <sub>B</sub> , de-assert pmez signal 1 <sub>B</sub> , Assert pmez signal
RWP	6	rw	Reset Wake-up Pattern Data Register Pointer  0 <sub>B</sub> , Normal  1 <sub>B</sub> , Reset
PAUSE	5	rw	PAUSE Function Control To disable or enable the PAUSE function for flow control. The default value of PAUSE is decided by the result of Auto-Negotiation. Driver can force to enable or disable it after the Auto-Negotiation is completed.  0 <sub>B</sub> , PAUSE function is disabled 1 <sub>B</sub> , PAUSE function is enabled
RTE	4	rw	Receive Threshold Enable  0 <sub>B</sub> , disable the receive FIFO threshold selection in bit 3~2 of this register, the receive threshold is set to 64-byte.  1 <sub>B</sub> , the receive FIFO threshold is enabled
DRT	3:2	rw	Drain Receive Threshold  00 <sub>B</sub> , 32 bytes (8 DW)  01 <sub>B</sub> , 64 bytes (16 DW)  10 <sub>B</sub> , store-and -forward  11 <sub>B</sub> , reserved
SINT	1	rw	Software Interrupt
ATUR	0	rw	Automatically Transmit-underrun Recovery Enable  1 <sub>B</sub> , enable automatically transmit-underrun recovery



#### **PCI Bus Performance Counter**

PCIC\_CSR19 Offset Reset Value
PCI Bus Performance Counter 8C<sub>H</sub> 0000 0000<sub>H</sub>




Field	Bits	Type	Description
CLKCNT	CNT 31:16 ro*		Clock Count The number of PCI clock from read request asserted to access completed. This PCI clock number is accumulated all the read command cycles from last CSR19 read to current CSR19 read.
			Note: ro*: Read only and cleared by reading
Res	15:8	ro	Reserved
DWCNT	7:0	ro*	Double Word Count The number of double word accessed by the last bus master. This double word number is accumulated in all the bus master data transactions from last CSR19 read to current CSR19 read.
			Note: ro*: Read only and cleared by reading

### **Power Management Command and Status**

(The same register value mapping to CR49-PMR1)

PMCSR\_CSR20 Offset Reset Value
Power Management Command and Status 90<sub>H</sub> 0000 0000<sub>H</sub>



Field	Bits	Type	Description
Res	31:16	ro	Reserved
PMES	15	го	PME_Status This bit is set when the AN983B/BX would normally assert the PME# signal for wake-up event, this bit is independent of the state of the PME-En bit. Writing a "1" to this bit will clear it and cause the AN983B/BX to stop asserting a PME# (if enabled). Writing a "0" has no effect. Since the AN983B/BX doesn't supports PME# from D3cold, this bit is defaulted to "0".



Field	Bits	Туре	Description
DSCAL	14:13	ro	Data_Scale Indicates the scaling factor to be used when interpreting the value of the Data register. This field is required for any function that implements the Data register. Otherwise, it is optional. The AN983B/BX doesn't support Data register and Data_Scale.
DSEL	12:9	ro	Data_Select This four bit field is used to select which data is to be reported through the Data register and Data_Scale field. This field is required for any function that implements the Data register. The AN983B/BX doesn't support Data_Select.
PME_En	8	ro	PME_En  "1" enables the AN983B/BX to assert PME#. When "0" disables the PME# assertion. This bit defaults to "0" if the function does not support PME# generation from D3cold.
Res	7:2	ro	Reserved
PWRS	1:0	го	PowerState This two bit field is used both to determine the current power state of the AN983B/BX and to set the AN983B/BX into a new power state. The definition of this field is given below.  00b - D0  01b - D1  10b - D2  11b - D3hot  If software attempts to write an unsupported, optional state to this field, the write operation must be complete normally on the bus, however the data is discarded a no state change occurs.



# **Current Working Transmit Descriptor Pointer**

WTDP_CSR21	Offset	Reset Value
<b>Current Working Transmit Descriptor Points</b>	er 94 <sub>H</sub>	xxxx xxxx <sub>H</sub>
31 30 29 28 27 26 25 24 23 22 21 20 19 1	18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
	WTDP	
	ro	

Field	Bits	Туре	Description
WTDP	31:0	ro	Working Transmit Descriptor Pointer
			The current working transmit descriptor pointer for driver's double-checking or other special purpose.

### **Current Working Receive Descriptor Pointer**

WRDP_CSR22	Offset	Reset Value
<b>Current Working Receive Descriptor Pointer</b>	98 <sub>H</sub>	XXXX XXXX <sub>H</sub>
31 30 29 28 27 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
	MODD.	1 1 1
	WRDP	
	ro	

Field	Bits	Туре	Description
WRDP	31:0	ro	Working Receive Descriptor Pointer
			The current working receive descriptor pointer for driver's double-checking or other special purpose.



### **Transmit Burst Count/Time-out**

TXBR_CSR23 Transmit Burst Count/Time-out		set C <sub>H</sub>		Reset Value 0000 0000 <sub>H</sub>
31 30 29 28 27 26 25 24 23 22 21	20 19 18 17 16	15 14 13 12	11 10 9 8 7 6	5 4 3 2 1 0
Res	TBCNT	Res	тт	0
ro	rw		rw	/

Field	Bits	Type	Description	
Res	31:21	ro	Reserved	
TBCNT	20:16	rw	Transmit Burst Count  After this number of consecutive successful transmit, transmit completed interrupt will be generated. Continuously do this function if no reset.	
ТТО	11:0	rw	Transmit Time-Out = (deferred time + back-off time) When the TDIE (bit28 of ACSR7) is set, the timer is decreased in unit of 2.56 $\mu$ s (100M) or 25.6 $\mu$ s (10M). If the timer expires before another packet transmit begin, then the TDIE interrupt will be generated.	

### Flash ROM (also the boot ROM) Port

FROM\_CSR24 Offset Reset Value Flash ROM (also the boot ROM) Port A0 $_{\rm H}$  8000 0000 $_{\rm H}$ 

31 3	30 29 2	8 27 26	25	16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
BO N	Res	REWE N N	ADE	PR	DATA
rw	ro	rw rw	rw		rw


Field	Bits	Туре	Description	
BON	31	rw	Bra16_on This bit is only effective when 4 LED mode selected (bit 23 of CSR18 is set). When 4 LED mode selected, and this bit is set, then pin 105 is defined as brA16, else it is defined as LED pin – fd/col.	
Res	30:28	ro	Reserved	
REN	27	rw	Read Enable Clear if read data is ready in DATA, bit7-0 of FROM.	
WEN	26	rw	Write Enable Cleared if write completed.	
ADDR	25:8	rw	Flash ROM Address	
DATA	7:0	rw	Read/Write Data of Flash ROM	



#### **Physical Address Register 0**

Automatically recall from EEPROM

PAR0\_CSR25 Offset Reset Value
Physical Address Register 0 A4<sub>H</sub> xxxx xxxx<sub>H</sub>




Field	Bits	Туре	Description
PAB3	31:24	rw	Physical Address Byte n
PAB2	23:16	rw	n = 0 to 3
PAB1	15:8	rw	
PAB0	7:0	rw	

#### **Physical Address Register 1**

Automatically recall from EEPROM

PAR1\_CSR26 Offset Reset Value
Physical Address Register 1 A8<sub>H</sub> ??<sub>H</sub>



Field	Bits	Туре	Description
Res	31:24	ro	Reserved
Res	23:16	ro	Reserved
PAB5	15:8	rw	Physical Address Byte 5
PAB4	7:0	rw	Physical Address Byte 4

For example, physical address = 00-00-e8-11-22-33

PAR0 = 11 e8 00 00


PAR1 = xx xx 33 22

PAR0 and PAR1 are readable, but can be written only if the receive state is in stopped (CSR5 bit19-17 = 000).

### **Multicast Address Register 0**



MAR0\_CSR27 Offset Reset Value
Multicast Address Register 0 AC<sub>H</sub> 0000 0000<sub>H</sub>




Field	Bits	Type	Description
MAB3	31:24	rw	Multicast Address Byte n
MAB2	23:16	rw	n = 0 to 3
MAB1	15:8	rw	
MAB0	7:0	rw	



#### **Multicast Address Register 1**

MAR1\_CSR28 Offset Reset Value
Multicast Address Register 1 B0<sub>H</sub> 0000 0000<sub>H</sub>



Field	Bits	Туре	Description	
MAB7	31:24	rw	Multicast Address Byte 7 (hash table 63:56)	
MAB6	23:16	rw	Multicast Address Byte 6 (hash table 55:48)	
MAB5	15:8	rw	Multicast Address Byte 5 (hash table 47:40)	
MAB4	7:0	rw	Multicast Address Byte 4 (hash table 39:32)	

MAR0 and MAR1 are readable, but can be written only if the receive state is in stopped (CSR5 bit19-17 = 000).

### **Multicast 64 Algorithm**

AN983B/BX uses CRC [5:0] to hit one of the 64 entries in UMAR1 [31:0] and MAR0[31:0] by generated CRC32 from Ethernet DA (destination address).

The most significant bit CRC [5] chooses the upper or lower double word, (MAR1 or MAR0), the lower 5 bit presents for the corresponding bit inside the double word.

Example 1:

If CRC [5] = 1'b0 --> hit MAR0

CRC [4:0] = 5'b00010 --> hit MAR0 [2]

Example 2:


CRC [5] = 1'b1 --> hit MAR1

CRC [4:0] = 5'b00100 --> hit MAR1 [4]



#### **Unicast Address Register 0**


UAR0\_CSR\_29 Offset Reset Value
Unicast Address Register 0 B4<sub>H</sub> 0000 0000<sub>H</sub>



Field	Bits	Туре	Description	
UAB3	31:24	rw	Unicast Address Byte 3 (hash table 31:24)	
UAB2	23:16	rw	Unicast Address Byte 2 (hash table 23:16)	
UAB1	15:8	rw	Unicast Address Byte 1 (hash table 15:8)	
UAB0	7:0	rw	Unicast Address Byte 0 (hash table 7:0)	

#### **Unicast Address Register 1**

UAR1\_CSR\_30 Offset Reset Value Unicast Address Register 1 B8<sub>H</sub> 0000 0000<sub>H</sub>



Field	Bits	Туре	Description	
UAB7	31:24	rw	Unicast Address Byte 7 (hash table 63:56)	
UAB6	23:16	rw	Unicast Address Byte 6 (hash table 55:48)	
UAB5	15:8	rw	Unicast Address Byte 5 (hash table 47:40)	
UAB4	7:0	rw	Unicast Address Byte 4 (hash table 39:32)	


### **Unicast64 Algorithm**

The algorithm is the same with multicast64.

### **Operation Mode Register**

OMR Offset Reset Value Operation Mode Register  $FC_H$  0000 0007 $_H$ 





Field	Bits	Type	Description
SPEED	31	ro	Network Speed Status
			0 <sub>B</sub> , 10M
			1 <sub>B</sub> , 100M
FD	30	ro	Full/Half Duplex Status
			0 <sub>B</sub> , Half duplex
			1 <sub>B</sub> , Full duplex
LINK	29	ro	Network Link Status
			0 <sub>B</sub> , Link off
			1 <sub>B</sub> , Link on
Res	28:27	ro	Reserved
EL	26	rw	EERLOD
			Write 1 and this bit will cause AN983B/BX to reload data from EEPROM.
			After reload completed, this bit will be cleared automatically.
Res	25:3	ro	Reserved
OpMode	2:0	rw	Operation Mode
			These three bits are used to configure AN983B/BX's operation mode:
			111b: Single Chip mode (Normal operation)
			At this mode, AN983B/BX is configured as single chip to provide PCI to
			Ethernet controller.
			100b: MAC-only mode
			The AN983B/BX is configured as a MAC only controller, it provides
			standard MII interface to link to the external PHY. The MII interface pins
			are multiplexed with BootROM interface.
			Others: For diagnostic purpose



# 9.3 PHY Registers(Accessed by CSR9 MDI/MMC/MDO/MDC)

Table 15 Registers Address Space

Module	Base Address	End Address	Note
PHY	0000 0000 <sub>H</sub>	0000 0006 <sub>H</sub>	

Table 16 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number
R0	Register 0(MII Control)	O <sub>H</sub>	86
R1	Register 1(Status)	1 <sub>H</sub>	88
R2	Register 2	2 <sub>H</sub>	90
R3	Register 3	3 <sub>H</sub>	90
R4	Register 4	4 <sub>H</sub>	91
R5	Register 5	5 <sub>H</sub>	92
R6	Register 6	6 <sub>H</sub>	93

The register is addressed wordwise.

Standard abbreviations:

Table 17 Registers Access Types

Mode	Symbol	Description Hardware (HW)	Description Software (SW)
read/write	rw	Register is used as input for the HW	Register is readable and writable by SW
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)
write	W		Register is writable by SW
read/write hardware affected	rwh	Register can be modified by HW	Register can be modified by HW, but the priority SW versus HW has to be specified
	rwv		
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register
Latch high, self clearing	Ihsc	Latch high signal at high level, clear on read	SW can read the register
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)



Table 17 Registers Access Types (cont'd)

Mode	Symbol	Description Hardware (HW)	Description Software (SW)
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)
Interrupt high, self clearing	ihsc	Differentiate the input signal (low- >high) register cleared on read	SW can read the register
Interrupt low, self clearing	ilsc	Differentiate the input signal (high- >low) register cleared on read	SW can read the register
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high- >low) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low- >high) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is read and writable by SW
Read/write self clearing	rwsc	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is readable and writable by SW.

# 9.3.1 PHY Transceiver Registers Descriptions

# Register 0

MII Control

R0 Regist	er O(M	II Conti	rol)		Offset 0 <sub>H</sub>							Reset Value 1000 <sub>H</sub>				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESE T	LOOP	SPEE D	ANE	PD	IS	RAN	DM	СТ		ı	1	Res	1	1		
rwsc	rw	rw	rw	rw	rw	rwsc	rw	ro				ro			'	

Field	Bits	Туре	Description
RESET	15	rwsc	Reset
			0 <sub>B</sub> , normal operation
			1 <sub>B</sub> , PHY Reset
LOOP	14	rw	Loopback
			0 <sub>B</sub> , disable loopback
			1 <sub>B</sub> , enable loopback



Field	Bits	Type	Description
SPEED	13	rw	Speed Selection 0 <sub>B</sub> , 10 Mbit/s 1 <sub>B</sub> , 100 Mbit/s
ANE	12	rw	Autonegotiation Enable  0 <sub>B</sub> , disable autoneg  1 <sub>B</sub> , enable autoneg
PD	11	rw	Power Down 0 <sub>B</sub> , normal operation 1 <sub>B</sub> , Power Down
IS	10	rw	Isolate  0 <sub>B</sub> , normal operation  1 <sub>B</sub> , isolate PHY from MII
RAN	9	rwsc	Restart Autonegotiation 1 <sub>B</sub> , Restart Autoneg
DM	8	rw	Duplex Mode 0 <sub>B</sub> , half duplex 1 <sub>B</sub> , full duplex
CT	7	ro	Collision Test Not implemented
Res	6:0	ro	Reserved

SC: Self Clearing

Reset: Reset this port only. This will cause the following:

- 1. Restart the autonegotiation process.
- 2. Reset the registers to their default values. Note that this does not affect registers 20, 22, 30 or 31. These registers are not reset by this bit to allow test configurations to be written and then not to be affected by resetting the port.

Note: No reset is performed to analogue sections of the port. There is also no physical reset to any internal clock synthesizers or the local clock recovery oscillator which will continue to run throughout the reset period. However since the port is restarted and autoneg re-run the process of locking the frequency of the local oscillator (slave) to the reference oscillator (master) will be repeated as it is at the start of any link initialization process.

**Loopback:** Loop back of transmit data to receive via a path as close to the wire as possible. When set inhibits actual transmission on the wire.

**Speed selection:** Forces speed of Phy only when autonegotiation is disabled. The default state of this bit will be determined by a power-up configuration pin in this case. Otherwise it defaults to 1.

Auto-neg enable Defaults to pin programmed value. When cleared allows forcing of speed and duplex settings. When set (after being cleared) causes re-start of autoneg process. Pin programming at power-up allows it to come up disabled and for software to write the desired capability before allowing the first negotiation to commence.

**Restart Negotiation:** only has effect when autonegotiating. Restarts state machine.

**Power down:** Has no effect in this device. Test mode power down modes may be implemented in other specific modules

**Isolate:** Puts RMII receive signals into high impedance state and ignores transmit signals.

**Duplex mode:** When bit12 is cleared (i.e. autoneg disabled), this bit forces full duplex (bit = 1) or half duplex (bit = 0).



Collision test: Always 0 because collision signal is not implemented.

# Register 1

Status

R1 Regist	ter 1(St	atus)					_	set н		Reset Value 7849 <sub>H</sub>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
100B T4	100B FD	100B HD	10FD	10HD	100B T2FD	100B T2HD	Res		MFPS	AC	RF	AA	LS	JD	EC
ro	ro	ro	ro	ro	ro	ro	ro		ro	ro	ro, lh	ro	ro, II	ro, lh	ro

Field	Bits	Type	Description
100BT4	15	ro	100 BASE T4
			Not supported
100BFD	14	ro	100 BASE-X Full Duplex
			0 <sub>B</sub> , PHY is not 100BASE-X full duplex capable
			1 <sub>B</sub> , PHY is 100BASE-X full duplex capable
100BHD	13	ro	100BASE-X Half Duplex
			0 <sub>B</sub> , PHY is not 100BASE-X half duplex capable
			1 <sub>B</sub> , PHY is 100BASE-X half duplex capable
10FD	12	ro	10 Mbit/s Full Duplex
			0 <sub>B</sub> , PHY is not 10 Mbit/s/s Full duplex capable
			1 <sub>B</sub> , PHY is 10 Mbit/s/s Full duplex capable
10HD	11	ro	10 Mbit/s Half Duplex
			0 <sub>B</sub> , PHY is not 10 Mbit/s/s Half duplex capable
			1 <sub>B</sub> , PHY is 10 Mbit/s/s Half duplex capable
100BT2FD	10	ro	100BASE-T2 Full Duplex
			Not supported
100BT2HD	9	ro	100BASE-T2 Half Duplex
			Not supported
Res	8:7	ro	Reserved
MFPS	6	ro	MF Preamble Suppression
			0 <sub>B</sub> , PHY cannot accept management frames with preamble
			suppression
			$1_{\mathrm{B}}$ , PHY can accept management frames with preamble suppression
AC	5	ro	Autoneg Complete
			0 <sub>B</sub> , autoneg incomplete
			1 <sub>B</sub> , autoneg completed
RF	4	ro, Ih	Remote Fault
			Note: Ih: Latch High
			0 <sub>B</sub> , no remote fault detected
			1 <sub>B</sub> , remote fault detected



Field	Bits	Туре	Description
AA	3	ro	Autoneg Ability
			0 <sub>B</sub> , PHY cannot auto-negotiate
			1 <sub>B</sub> , PHY can auto-negotiate
LS	2	ro, II	Link Status
			Note: Ih: Latch Low
			0 <sub>B</sub> , link is down
			1 <sub>B</sub> , link is up
JD	1	ro, Ih	Jabber Detect
			Only used in 10Base-T mode. Read as 0 in 100Base-TX mode.
			Note: Ih: Latch High
			1 <sub>B</sub> , jabber condition detected
EC	0	ro	Extended Capability
			0 <sub>B</sub> , basic register set capabilities only
			1 <sub>B</sub> , extended register set capabilities


#### Register 2 and 3

Each PHY has an identifier, which is assigned to the device.

The identifier contains a total of 32 bits, which consists of the following: 22 bits of a 24bit organizationally unique identifier (OUI) for the manufacturer; a 6-bit manufacturer's model number; a 4-bit manufacturer's revision number. For an explanation of how the OUI maps to the register, please refer to IEEE 802-1990 clause 5.1.




### Register 2



Field	Bits	Туре	Description
PHY_ID	15:0	ro	PHY_ID[31-16] OUI (bits 3-18)

### Register 3



Field	Bits	Туре	Description
PHY_ID0	15:10	ro	PHY_ID[15-10] OUI (bits 19-24)
PHY_ID1	9:4	ro	PHY_ID[9-4] Manufacturer's Model Number (bits 5-0)
PHY_ID2	3:0	ro	PHY_ID[3-0] Revision Number (bits 3-0); Register 3, bit 0 is LS bit of PHY Identifier

This uses the OUI of Infineon-ADMtek, device type of 1 and rev 0



# Register 4

R4 Regist	er 4					-	set h		Reset Value 0001 <sub>H</sub>																						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
NP	Res	RF	NI1		PAUS E	NI2	100B FD	100B HD	10BF D	10BH D		1	SF	1																	
r\/	ro	r\/	ro		ro		ro		ro		ro		ro		ro		ro		, ro		r\A/	ro	rw.	r\/	r\\\/	r\A/			ro	•	<u> </u>

Field	Bits	Туре	Description				
NP	15	rw	Next Page 0 <sub>B</sub> , Device not set to use Next Page 1 <sub>B</sub> , Device set to use Next Page				
Res	14	ro	Reserved				
RF	13	rw	Remote Fault  0 <sub>B</sub> , no fault detected  1 <sub>B</sub> , Local remote fault sent to link partner				
NI1	12:11	ro	Not Implemented Technology ability bits A7-A6				
PAUSE	10	rw	Pause Technology ability bit A5				
NI2	Technology ability bit A4						
100BFD	8	rw	100BASE-TX Full Duplex Technology ability bit A3  0 <sub>B</sub> , Unit is not capable of Full Duplex  1 <sub>B</sub> , Unit is capable of Full Duplex				
100BHD	7	rw	100BASE-TX Half Duplex Technology ability bit A2  0 <sub>B</sub> , Unit is not capable of Half Duplex 100BASE-TX  1 <sub>B</sub> , Unit is capable of Half Duplex				
10BFD	6	rw	10BASE-T Full Duplex Technology ability bit A1 0 <sub>B</sub> , Unit is not capable of Full Duplex 10BASE-T 1 <sub>B</sub> , Unit is capable of Full Duplex 10BASE-T				
10BHD	5	rw	10BASE-T Half Duplex Technology ability bit A0 0 <sub>B</sub> , Unit is not capable of Half Duplex 10BASE-T 1 <sub>B</sub> , Unit is capable of Half Duplex 10BASE-T				
SF	4:0	ro	Selector Field Identifies the type of message being sent. Currently only one value is defined.				




### Register 5

The register is used to view the advertised capabilities of the link partner once autonegotiation is complete. The contents of this register should not be relied upon unless register 1 bit 5 is set (autoneg complete). After negotiation this register should contain a copy of the link partner's register 4. All bits are therefore defined in the same way as for register 4.

All bits are readable only.

This register is used for Base Page code word only.

Base Page Register Format



Field	Bits	Туре	Description
NP	15	ro	Next Page 0 <sub>B</sub> , Base Page is requested 1 <sub>B</sub> , Link Partner is requesting Next Page function
ACK	14	ro	Acknowledge Link Partner acknowledgement bit
RF	13	ro	Remote Fault Link Partner is indicating a fault
TA	12:5	ro	Technology Ability Link Partner technology ability field.
SF	4:0	ro	Selector Field Link Partner selector field



# Register 6

R6 Regist	R6 Offset Register 6 6 <sub>H</sub>											Reset Value 0004 <sub>H</sub>			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Res						PDF	LPNP	NP	PR	LPAA
		1			ro	I			1		ro, Ih	ro	ro	ro, lh	ro

Field	Bits	Type	Description						
Res	15:5	ro	Reserved						
PDF	4	ro, lh	Parallel Detection Fault  Note: Ih: Latch Hight  0 <sub>B</sub> , No fault detected  1 <sub>B</sub> , Local Device Parallel Detection Fault						
LPNP	3	ro	Link Partner Next Page Able  0 <sub>B</sub> , Link Partner is not Next Page Able  1 <sub>B</sub> , Link Partner is Next Page Able						
NP	2	ro	Next Page Able  0 <sub>B</sub> , Local device is not Next Page Able  1 <sub>B</sub> , Local device is Next Page Able						
PR	1	ro, lh	Page Received  Note: Ih: Latch Hight  O <sub>B</sub> , A New Page has not been received  1 <sub>B</sub> , A New Page has been received						
LPAA	0	ro	Link Partner Autonegotiation Able  0 <sub>B</sub> , Link Partner is not Autonegotiation able  1 <sub>B</sub> , Link Partner is Autonegotiation able						

LH: Latch High



# 9.4 Descriptors and Buffer Management

Table 18 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number		
RDES0	RDES0	00 <sub>H</sub>	95		
RDES1	RDES1	04 <sub>H</sub>	98		
RDES2	RDES2	08 <sub>H</sub>	98		
RDES3	RDES3	0Ch <sub>H</sub>	98		
TDES0	TDES0	00 <sub>H</sub>	99		
TDES1	TDES1	04 <sub>H</sub>	100		
TDES2	TDES2	08 <sub>H</sub>	101		
TDES3	TDES3	0Ch <sub>H</sub>	101		

The register is addressed wordwise.

Standard abbreviations:

 Table 19
 Registers Access Types

Mode	Symbol	Description Hardware (HW)	Description Software (SW)
read/write	rw	Register is used as input for the HW	Register is readable and writable by SW
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)
write	W		Register is writable by SW
read/write hardware affected	rwh	Register can be modified by HW	Register can be modified by HW, but the priority SW versus HW has to be specified
	rwv		
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register
Latch high, self clearing	Ihsc	Latch high signal at high level, clear on read	SW can read the register
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)



Table 19 Registers Access Types (cont'd)

Mode	Symbol	Description Hardware (HW)	Description Software (SW)
Interrupt high, self clearing	ihsc	Differentiate the input signal (low- >high) register cleared on read	SW can read the register
Interrupt low, self clearing	ilsc	Differentiate the input signal (high- >low) register cleared on read	SW can read the register
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high- >low) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low- >high) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is readable and writable by SW
Read/write self clearing	rwsc	Register is used as input for the HW, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is readable and writable by SW.

# 9.4.1 Receive Descriptor Descriptions

The AN983B/BX provides receive and transmit descriptors for packet buffering and management.

### Descriptors and receive buffers addresses must be longword alignment

Table 20	Receive	Descriptor	Table
I abic Lo	11000110		I abic

	31									
	0									
RDES0	Own	Status								
RDES1			Control	Buffer2 byte-count	Buffer1 byte-count					
RDES2	Buffer1	address (D	W boundary)							
RDES3	Buffer2	address (D	W boundary)							

### RDES0

RDES0 Offset Reset Value RDES0 00 $_{\rm H}$  xxxx xxxx $_{\rm H}$ 

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OV N	٧							FL								ES	DE	D	Т	RF	MF	FS	LS	TL	cs	FT	RW	Re s	DB	CE	OF
rw	,							rw								rw	rw	rv	N	rw	ro	rw	rw	rw							



Field	Bits	Туре	Description
OWN	31	rw	Own Bit
			0 <sub>B</sub> , Host does not move the receiving data out yet
			1 <sub>B</sub> , indicates the new receiving data can be put into this descriptor
FL	30:16	rw	Frame Length, Including CRC
			This field is valid only in last descriptor
ES	15	rw	Error Summary, OR of the Following Bit
			This field is valid only in last descriptor.
			0: overflow 1: CRC error
			6: late collision
			7: frame too long
			11: small packet
			14: descriptor error
DE	14	rw	Descriptor Error
			This bit is valid only in last descriptor
			1 <sub>B</sub> , the current receiving packet is not able to put into the current valid
			descriptor. This packet is truncated
DT	13:12	rw	Data Type
			These bits are valid only in last descriptor
			00 <sub>B</sub> , normal
			01 <sub>B</sub> , MAC loop-back
			10 <sub>B</sub> , Transceiver loop-back
	4.4		11 <sub>B</sub> , remote loop-back
RF	11	rw	Runt Frame (packet length < 64 bytes) This bit is valid only in last descriptor.
MF	10	211	Multicast Frame
IVIF	10	rw	This bit is valid only in last descriptor.
FS	9	rw	First Descriptor
LS	8	rw	Last Descriptor
TL	7	rw	Too Long Packet (packet length > 1518 bytes)
I L	,	I VV	This bit is valid only in last descriptor.
CS	6	rw	Late Collision
00	l o	1 **	Set when collision is active after 64 bytes. This bit is valid only in last
			descriptor.
FT	5	rw	Frame Type
			This bit is valid only in last descriptor.
			0 <sub>B</sub> , 802.3 type
			1 <sub>B</sub> , Ethernet type
RW	4	rw	Receive Watchdog (refer to CSR15, bit 4)
			This bit is valid only in last descriptor.
Res	3	ro	Reserved
DB	2	rw	Dribble Bit
			This bit is valid only in last descriptor.
			ECPacket length is not integer multiple of 8-bit.
CE	1	rw	CRC Error
			This bit is valid only in last descriptor.



Field	Bits	Туре	Description
OF	0	rw	Overflow
			This bit is valid only in last descriptor.

rw




ro

rw rw

ro

### Registers and Descriptors DescriptionDescriptors and Buffer Management

#### RDES1




rw

Field	Bits	Type	Description
Res	31:26	ro	Reserved
RER	25	rw	Receive End of Ring Indicates this descriptor is last, return to base address of descriptor.
RCH	24	rw	Second Address Chain Use for chain structure. Indicates the buffer2 address is the next descriptor address.Ring mode takes precedence over chained mode
Res	23:22	ro	Reserved
RBS2	21:11	rw	Buffer 2 Size DW boundary
RBS1	10:0	rw	Buffer 1 Size DW boundary

### RDES2

RDES2 Offset Reset Value RDES2 08<sub>H</sub> xxxx xxxx<sub>H</sub>




rw

Field	Bits	Type	Description
RBA1	31:0	rw	Receive Buffer Address 1
			This buffer address should be double word aligned.

### RDES3





Field	Bits	Туре	Description
RBA2	31:0	rw	Receive Buffer Address 2
			This buffer address should be double word aligned.

# 9.4.2 Transmit Descriptor Descriptions

The AN983B/BX provides receive and transmit descriptors for packet buffering and management.

### Descriptor addresses must be longword alignment

**Table 21 Transmit Descriptor Table** 

Table 21	Transmit Descriptor Table											
	31 - 0											
TDES0	Own	Status										
TDES1	Control		Buffer2 byte-count	Buffer1 byte-count								
TDES2	Buffer1 a	ddress										
TDES3	Buffer2 a	ddress										

#### TDES0

TDES0 Offset Reset Value TDES0 00 $_{\rm H}$  xxxx xxxx $_{\rm H}$ 

31	30 29 28 27 26 25 24	23 22	21 20 19 18 17 16	15 14	13 12	11 1	10 9	8 7	6 5 4	3 2 1 0
OW N	Res	UR -	Res	ESTO	Res	LON	IC LC	EC HF	CC	Re S UF DE
rw	ro	rw	ro	rw rw	ro	rw r	w rw	rw rw	rw	ro rw rw

Field	Bits	Type	Description
OWN	31	rw	Own Bit
			<ul> <li>0<sub>B</sub> , No transmit data in this descriptor for transmission</li> <li>1<sub>B</sub> , Indicate this descriptor is ready to transmit</li> </ul>
Res	30:24	ro	Reserved
UR	23:22	rw	Under-run Count
Res	21:16	ro	Reserved



Field	Bits	Туре	Description
ES	15	rw	Error Summary, OR of the Following Bit
			1: under-run error
			8: excessive collision
			9: late collision
			10: no carrier
			11: loss carrier
			14: jabber time-out
TO	14	rw	Transmit Jabber Time-out
Res	13:12	ro	Reserved
LO	11	rw	Loss Carrier
NC	10	rw	No Carrier
LC	9	rw	Late Collision
EC	8	rw	Excessive Collision
HF	7	rw	Heartbeat Fail
CC	6:3	rw	Collision Count
Res	2	ro	Reserved
UF	1	rw	Under-run Error
DE	0	rw	Deferred

### TDES1

TDES1 Offset Reset Value TDES1 04<sub>H</sub> xxxx xxxx<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IC	LS	FS	Re	es	AC	TE R	TC H	DP D	Re s					1	BS	2									Т	ВЅ	1				
rw	rw	rw	r	 O	rw	rw	rw	rw	ro						rw	<u> </u>	<b>—</b> і					rw									

Field	Bits	Type	Description
IC	31	rw	Interrupt Completed
LS	30	rw	Last Descriptor
FS	29	rw	First Descriptor
Res	28:27	ro	Reserved
AC	26	rw	Disable add CRC Function
TER	25	rw	End of Ring
TCH	24	rw	2nd Address Chain Indicates the buffer2 address is the next descriptor address
DPD	23	rw	Disable Padding Function
Res	22	ro	Reserved
TBS2	21:11	rw	Buffer 2 Size
TBS1	10:0	rw	Buffer 1 Size



### TDES2

TDES2 TDES2	Offset 08 <sub>H</sub>	Reset Value xxxx xxxx <sub>H</sub>
31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
	<b>BA1</b>	
	rw	

Field	Bits	Туре	Description
BA1	31:0	rw	Buffer Address 1
			Without any limitation on the transmission buffer address.

### TDES3

TDES3 TDES3	Offset 0Ch <sub>H</sub>		Reset Value xxxx xxxx <sub>H</sub>						
31 30 29 28 27 26 25 24 23 22 21 20 19	9 18 17 16 15 14 13 1	12 11 10 9 8 7 6 5	4 3 2 1 0						
BA2									
	nw.								

Field	Bits	Type	Description
BA2	31:0	rw	Buffer Address 2
			Without any limitation on the transmission buffer address.



# 10 Electrical Specifications and Timings

### 10.1 Absolute Maximum Ratings

Table 22 Min-Max Ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Supply Voltage	$V_{\sf CC}$	-0.5	_	3.6	V	_
Input Voltage	$V_{\sf CC}$	-0.5	_	$V_{\rm CC}$ + 0.5	٧	
Output Voltage	$V_{\sf CC}$	-0.5	_	$V_{\rm CC}$ + 0.5	٧	
Storage Temperature	°C	- 65		150	°C	
Ambient Temperature	°C	0		70	°C	
ESD Protection				2000	V	

Attention: Stresses above the max. values listed here may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

# 10.2 DC Specifications

Table 23 General DC Specifications

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Supply Voltage	$V_{\sf CC}$	3.0	_	3.6	V	-	
Power Supply	I <sub>cc</sub>	_	150	-	mA	-	

Table 24 PCI Interface DC Specifications

Parameter	Symbol		Value	Unit	Note / Test Condition	
		Min.	Тур.	Max.		
Input LOW Voltage	$V_{ilp}$	-0.5	_	0.325 V <sub>CC</sub>	V	_
Input HIGH Voltage	$V_{ihp}$	0.475 V <sub>CC</sub>	_	$V_{\rm CC}$ + 0.5	٧	_
Input Leakage Current	$I_{ilp}$	-10	_	10	μΑ	$0 < V_{\rm in} < V_{\rm CC}$
Output LOW Voltage	$V_{olp}$	_	_	0.1 V <sub>CC</sub>	٧	$I_{\rm out}$ = 700 $\mu$ A
Output HIGH Voltage	$V_{ohp}$	0.9 V <sub>CC</sub>	_	_	٧	$I_{\rm out}$ = -150 $\mu A$
Input Pin Capacitance	$C_{inp}$	5	_	17	pF	_
CLK Pin Capacitance	$C_{clkp}$	10	_	22	pF	_



Table 25 Flash/EEPROM Interface DC Specifications

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Input LOW Voltage	$V_{ilf}$	0	_	0.3 V <sub>CC</sub>	V	_	
Input HIGH Voltage	$V_{ihf}$	0.7 V <sub>CC</sub>	_	V <sub>CC</sub> + 1	V	_	
Input Leakage Current	$I_{if}$	-10	-	10	μΑ	_	
Output LOW Voltage	$V_{olf}$	_	-	0.2	V	_	
Output HIGH Voltage	$V_{ohf}$	V <sub>CC</sub> - 0.2	_	_	V	_	
Input Pin Capacitance	$C_{inf}$	5	_	8	pF	-	

# 10.3 AC Specifications

Table 26 PCI Signaling AC Specifications for 3.3 V

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Switching Current High	$I_{\rm oh}$ (AC)	_	4	_	mA	_	
Switching Current Low	I <sub>ol</sub> (AC)	_	6	_	mA	_	
Slew Rate	_	0.25	_	1	V/ns	_	
Unloaded Output Rise Time	T <sub>r</sub>	1	_	4	V/ns	0.2 V <sub>CC</sub> ~ 0.6 V <sub>CC</sub>	
Unloaded Output Fall Time	T <sub>f</sub>	1	_	4	V/ns	0.6 V <sub>CC</sub> ~ 0.2 V <sub>CC</sub>	

# 10.4 Timing Specifications

Table 27 PCI Clock Specifications

Parameter	Symbol	Value	s	Unit	Note / Test Condition	
		Min.	Тур.	Max.		
Clock Cycle Time	T <sub>cyc</sub>	30	_	_	ns	_
Clock High Time	T <sub>high</sub>	12	_	_	ns	_
Clock Low Time	T <sub>low</sub>	12	_	_	ns	_
Clock Slew Rate	_	1	_	4	V/ns	_






Figure 16 PCI Clock Waveform

Table 28 PCI Timings

Parameter	Symbol		Value	S	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Access time – bused signals	T <sub>val</sub>	2	_	11	ns	_	
Access time – point to point	T <sub>val</sub> (ptp)	2	_	12	ns	_	
Float to Active Delay	T <sub>on</sub>	2	_	_	ns	_	
Active to Float Delay	T <sub>off</sub>	_	_	28	ns	_	
Input Set up Time to Clock – bused signals	T <sub>su</sub>	7	_	_	ns	-	
Input Set up Time to Clock – point to point	T <sub>su</sub> (ptp)	10, 12	_	_	ns	-	
Input Hold Time from Clock	T <sub>h</sub>	0	_	_	ns	_	
Reset Active Time after Power Stable	T <sub>rst</sub>	1	_	_	ms	-	
Reset Active Time after CLK Stable	T <sub>rst-clk</sub>	100	_	-	μS	_	
Reset Active to Output Float delay	T <sub>rst-off</sub>	_	_	40	ns	_	






Figure 17 PCI Timings

Table 29 Flash Interface Timings

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Read cycle time	T <sub>rc</sub>	90	_	_	ns	_	
Chip enable access time	T <sub>ce</sub>	-	-	90	ns	_	
Address access time	T <sub>aa</sub>	_	_	90	ns	_	
Output enable access time	T <sub>oe</sub>	-	-	45	ns	_	
CE low to active output	T <sub>clz</sub>	0	_	_	ns	_	
OE low to active output	T <sub>olz</sub>	0	_	_	ns	_	
CE high to active output	T <sub>chz</sub>	_	_	45	ns	_	
OE high to active output	T <sub>ohz</sub>	_	-	45	ns	_	
Output hold from address change	T <sub>oh</sub>	0	-	-	ns	-	
Write cycle time	T <sub>wc</sub>	_	_	10	ms	-	
Address setup time	T <sub>as</sub>	0	_	_	ns	_	
Address hold time	T <sub>ah</sub>	50	-	-	ns	_	
WE and CE setup time	T <sub>cs</sub>	0	_	_	ns	_	
WE and CE hold time	T <sub>ch</sub>	0	_	_	ns	_	
OE high setup time	T <sub>oes</sub>	10	_	_	ns	-	



Table 29 Flash Interface Timings (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.			
OE high hold time	T <sub>oeh</sub>	10	_	_	ns	_	
CE pulse width	T <sub>cp</sub>	70	_	_	ns	_	
WE pulse width	T <sub>wp</sub>	70	_	_	ns	_	
WE high width	T <sub>wph</sub>	150	_	_	ns	_	
Data setup time	T <sub>ds</sub>	50	_	_	ns	_	
Data hold time	T <sub>dh</sub>	10	_	_	ns	_	
Byte load cycle time	T <sub>blc</sub>	0.22	_	200	μS	_	
Byte load cycle time out	T <sub>blco</sub>	300	_	_	μS	_	




Figure 18 Flash Write Timings






Figure 19 Flash Read Timings

Table 30 EEPROM Interface Timings (AC/AD)

Parameter	Symbol	Symbol Values				Note / Test Condition
		Min.	Тур.	Max.		
Serial Clock Frequency	T <sub>scf</sub>	-	_	0.4M/ 0.1M	Hz	$2.7 \text{ V} < V_{\text{CC}} < 5.5 \text{ V}$
Delay from CS High to SK High	T <sub>ecss</sub>	160/640	_	_	ns	$2.7 \text{ V} < V_{\text{CC}} < 5.5 \text{ V}$
Delay from SK Low to CS Low	T <sub>ecsh</sub>	1120/ 4480	_	_	ns	2.7 V < V <sub>CC</sub> < 5.5 V
Setup Time of DI to SK	T <sub>edts</sub>	160/640	_	_	ns	$2.7 \text{ V} < V_{\text{CC}} < 5.5 \text{ V}$
Hold Time of DI after SK	T <sub>edth</sub>	2320/ 9280	_	_	ns	2.7 V < V <sub>CC</sub> < 5.5 V
CS Low Time	T <sub>ecsl</sub>	7400/ 29600	_	_	ns	2.7 V < V <sub>CC</sub> < 5.5 V






Figure 20 Serial EEPROM Timing



### **MII Interface Timing**




Figure 21 Transmit Signal Timing Relationships at the MII




Figure 22 Receive Signal Timing Relations at the MII






Figure 23 MDIO Sourced by STA




Figure 24 MDIO Sourced by PHY



**Package Outlines** 

# 11 Package Outlines




Figure 25 Package outline for the AN983B / AN983BL

Table 31 Dimensions for 128 -pin PQFP Package (AN983B/X)

Symbol	Description	Minimum	Maximum	
A	Overall Height	-	3.4mm	
A1	Stand Off	0.25mm	-	
b	Lead Width	0.17mm	0.27mm	
С	Lead Thickness	0.13mm	0.23mm	
D	Terminal Dimension 1	23.0mm	23.4mm	
D1	Package Body 1	19.9mm	20.1mm	
E	Terminal Dimension 2	17.0mm	17.4mm	
E1	Package Body 2	13.9mm	14.1mm	
e1	Lead Pitch	0.50mm	-	
L1	Foot Length	0.65mm	0.95mm	
T	Lead Angle	0 degree	7 degree	
Y	Coplanarity	-	0.076mm	



**Package Outlines** 

Table 32 Dimensions for 128 -pin LQFP Package (AN983BLX)

Symbol	Description	Minimum	Maximum	
A	Overall Height	-	1.6mm	
A1	Stand Off	0.05mm	0.15mm	
b	Lead Width	0.17mm	0.27mm	
С	Lead Thickness	0.13mm	0.23mm	
D	Terminal Dimension 1	21.9mm	22.1mm	
D1	Package Body 1	19.9mm	20.1mm	
E	Terminal Dimension 2	15.9mm	16.1mm	
E1	Package Body 2	13.9mm	14.1mm	
e1	Lead Pitch	0.50mm	-	
L1	Foot Length	0.45mm	0.75mm	
T	Lead Angle	0	7	
Y	Coplanarity	-	0.076mm	



Layout Guide (Rev. 1.0B)

# 12 Layout Guide (Rev. 1.0B)

### Table 33 Layout Guide Revision History

Revision Date	Revision	Description
October, 2000	1.0b	Add Item 2-d to reduce receive CRC error.

#### 12.1 Placement

- Keep the distance as short as possible between Centaur-P and transformer, as well as transformer and RJ45.
- Make crystal device cross to Centaur-P pin x1 x2, and away from the following item:
  - Tx+/- Rx+/- differential pairs
  - PCB edge
  - Transformer
  - Any other high frequency items and associated traces
- Tx pull high resister needs to close to chip and Rx receiving termination resister and cap needs to close to transformer
- De-couple cap should be placed as close to chip as possible. The traces should be short.
- Use ample dc-coupling and bulk capacitors to minimize noise.
- Use X7R ceramic capacitor for better capacitive characteristics overtemperature.

### 12.2 Trace Routing

- Arrangement Tx and Rx trace
  - Tx+/- and Rx+/- trace avoid right angle signal trace, suggest round angle >90°
  - Trace width must be wide that should be 2X layout program minimum request or wide than 8 miles.
  - Signal trace length between Tx+/- differential pairs should be cross to equal length the total should no long to 2 cm.same require apply to Rx+/-.
  - Make Tx and Rx trace route at the same signal plane and had better not using bias.
  - Every differential pairs as cross as possible, but no less then 8 miles and the space should be almost equal.
  - Keep the distance between the Tx and Rx differential pairs large, even separate ground planes underneath Tx and Rx signal pairs.
  - Away from clock and power trace.
  - If possible, with GND plane around.
  - If Tx rout trace must cross, you can swap the trace between chip and transformer, and transformer to RJ45,
  - The high frequency signal trace width 10~12mil.
  - PCI clk signal trace length must equal 2.5inch and other PCI bus signal trace length should less then 1.5 inch
- Digital signal should be away from analog signal and power trace. If it can't be avoided, better be cross over by 90 degree with analog/ $V_{\rm CC}$  routing at other plane.
- V<sub>CC</sub> trace should short and prefer route in the format of the plane a special for GND.
- Connect Pin 8 and pin 14 together first then use signal via to Gnd.



Layout Guide (Rev. 1.0B)




Figure 26 Ground Via Trace Arrangement

## 12.3 $V_{\rm cc}$ and GND

- V<sub>CC</sub> power
  - Avoid unnecessary  $V_{\rm CC}$  trace to IC's and devices keep these traces as short and wide.
  - Power trace width > 40 mils (if power trace route to the other side, it must use several via to connect each other).
  - Power source use bulk capacitors (22~47 μf) to reduce noise.
  - Provide sample power and ground planes




Figure 27 Power Trace Arrangement

- GND plane
  - It is a good idea to fill in unused areas of the signal planes with solid copper.
  - The signal ground region should be one continuous, unbroken plane extending from the transformer through the rest of the board.
  - On right angle is recommend when partition the  $V_{\rm CC}$  and GND plane.
  - For EMI consideration, please add 0.1  $\mu$ F caps between system GND and chassis GND.
  - Void the power and ground plane directly under the transformer.
  - The isolation voltage of the transformer should be rated to be greater than 2 kV.
  - The sample board  $V_{\rm CC}$  and GND plane at below side.



Layout Guide (Rev. 1.0B)




Figure 28 Ground Plane Arrangement

www.infineon.com

Downloaded From Oneyac.com

Published by Infineon Technologies AG

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon(英飞凌)