

TLE94104EP



Features

- Four half bridge power outputs
- Very low power consumption in sleep mode
- 3.3V / 5V compatible inputs with hysteresis
- · All outputs with overload and short circuit protection
- Independently diagnosable outputs (overcurrent, open load)
- Open load diagnostics in ON-state for all high-side and low-side
- 16-bit Standard SPI interface with daisy chain and in-frame response capability for control and diagnosis
- Fast diagnosis with the global error flag
- Overtemperature pre-warning and protection
- Over- and Undervoltage lockout
- Cross-current protection

Potential applications

- HVAC Flap DC motors
- Monostable and bistable relays
- Side mirror x-y adjustment
- Voltage controlled bipolar stepper motors

Product validation

Qualified for Automotive Applications. Product Validation according to AEC-Q100

Description

The TLE94104EP is a protected quad half-bridge driver designed especially for automotive motion control applications such as Heating, Ventilation and Air Conditioning (HVAC) flap DC motor control. It is part of a larger family offering half-bridge drivers from three outputs to twelve outputs with direct interface or SPI interface.

The half bridge drivers are designed to drive DC motor loads in sequential or parallel operation. Operation modes forward (cw), reverse (ccw), brake and high impedance are controlled from a 16-bit SPI interface. It offers diagnosis features such as short circuit, open load, power supply failure and overtemperature detection. In combination with its low quiescent current, this device is attractive among others for automotive applications. The small fine pitch exposed pad package, PG-TSDSO-14, provides good thermal performance and reduces PCB-board space and costs.





Туре	Package	Marking
TLE94104EP	PG-TSDSO-14	TLE94104

Table 1Product Summary

Operating Voltage	Vs	5.5 20 V
Logic Supply Voltage	V _{DD}	3.0 5.5 V
Maximum Supply Voltage for Load Dump Protection	V _{S(LD)}	40 V
Minimum Overcurrent Threshold	I _{SD}	0.9 A
Maximum On-State Path Resistance at $T_j = 150^{\circ}C$	R _{DSON(total)_HSx+LSy}	1.8 + 1.8 Ω
Typical Quiescent Current at T _j = 85°C	I _{SQ}	0.1 μΑ
Maximum SPI Access Frequency	f _{sclk}	5 MHz



Table of Contents

1 1.1 1.2	Pin Configuration Pin Assignment Pin Definitions and Functions Pin	. 5
2 2.1	Block Diagram	
3 3.1 3.2 3.3 3.4	General Product Characteristics	. 8 10 11
4	Characterization results	17
5 5.1 5.2 5.2.1 5.2.2 5.3 5.4	General Description Power Supply Operation modes Normal mode Sleep mode Reset Behaviour Reverse Polarity Protection	22 22 22 22 22 22 23
6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.2.4.1 6.2.4.2 6.2.4.3 6.2.5	Half-Bridge Outputs Functional Description Protection & Diagnosis Short Circuit of Output to Supply or Ground Cross-Current Temperature Monitoring Overvoltage and undervoltage shutdown V _S Overvoltage V _S Overvoltage V _{DD} Undervoltage Open Load	24 25 27 31 32 32 32 32
7 7.1 7.1.1 7.1.2 7.1.3 7.2 7.3 7.4 7.5 7.6 7.6.1 7.7 7.7.1	Serial Peripheral Interface (SPI) SPI Description Global Error Flag Global Status Register SPI protocol error detection SPI with independent slave configuration Daisy chain operation Status register change during SPI communication SPI Bit Mapping SPI Control Registers Control Registers SPI Status Registers Status register definition SPI Status register definition	34 35 36 37 39 41 43 46 48 49 53
8 8.1	Application Information Application Diagram	

Downloaded From Oneyac.com



8.2	Thermal application information	59
8.3	EMC Enhancement	60
•		C 1
9	Package Outlines	6 T



Pin Configuration

1 Pin Configuration

1.1 Pin Assignment




Figure 1 Pin Configuration TLE94104EP with SPI interface

1.2 Pin Definitions and Functions

Pin	Symbol	Function
1	SDI	Serial data input with internal pull down
2	CSN	Chip select Not input with internal pull up
3	SCLK	Serial clock input with internal pull down
4	TEST	Test pin. This pin can be left open or be terminated to ground.
5	VS	Main supply voltage for power half bridges.
6	OUT 3	Power half-bridge 3
7	OUT 1	Power half-bridge 1
8	GND	Ground
9	OUT 2	Power half-bridge 2
10	OUT 4	Power half-bridge 4
11	EN	Enable with internal pull-down; Places device in standby mode by pulling the EN line Low
12	TEST	Test pin. This pin must be terminated to ground
13	SDO	Serial data output
14	VDD	Logic supply voltage
EDP	-	Exposed Die Pad; For cooling and EMC purposes only - not usable as electrical ground. Electrical ground must be provided by pins 8. ¹⁾

 The exposed die pad at the bottom of the package allows better heat dissipation from the device via the PCB. The exposed pad (EP) must be either left open or connected to GND. It is recommended to connect EP to GND for best EMC and thermal performance.



Block Diagram

2 Block Diagram





Figure 2 Block Diagram TLE94104EP (SPI Interface)



Block Diagram

2.1 Voltage and current definition

Figure 3 shows terms used in this datasheet, with associated convention for positive values.





3 General Product Characteristics

3.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings¹⁾ $T_i = -40^{\circ}$ C to +150°C

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Voltages	1				-		-
Supply voltage	Vs	-0.3	-	40	V		P_4.1.1
Supply Voltage Slew Rate	dV₅/dt	-	-	10	V/µs	V _s increasing and decreasing ¹⁾	P_4.2.2
Power half-bridge output voltage	V _{OUT}	-0.3	-	40	V	$0 V < V_{OUT} < V_{S}$	P_4.1.2
Logic supply voltage	V _{DD}	-0.3	-	5.5	V	$0 V < V_{\rm S} < 40 V$	P_4.1.3
Logic input voltages (SDI, SCLK, CSN, EN)	V _{SDI} , V _{SCLK} , V _{CSN} , V _{EN}	-0.3	-	VDD	V	0 V < V _S < 40 V 0 V < V _{DD} < 5.5V	P_4.1.4
Logic output voltage (SDO)	V _{SDO}	-0.3	-	VDD	V	$0 V < V_{S} < 40 V$ $0 V < V_{DD} < 5.5 V$	P_4.1.5
Test pins	V _{TEST}	-0.3	-	VDD	V	0 V < V _S < 40 V 0 V < V _{DD} < 5.5V	P_4.1.19
Currents							1
Continuous Supply Current for V _S	I _S	0	-	2.0	А	-	P_4.1.20
Current per GND pin	I _{GND}	0	-	2.0	А	-	P_4.1.14
Output Currents	I _{OUT}	-2.0	-	2.0	А	-	P_4.1.15
Temperatures		·					
Junction temperature	T _j	-40	-	150	°C	-	P_4.1.8
Storage temperature	T _{stg}	-50	_	150	°C	-	P_4.1.9
ESD Susceptibility							1
ESD susceptibility OUTn and VS pins versus GND. All other pins grounded.	V _{ESD}	-4	-	4	kV	JEDEC HBM ¹⁾²⁾	P_4.1.10
ESD susceptibility all pins	V _{ESD}	-2	-	2	kV	JEDEC HBM ¹⁾²⁾	P_4.1.11
ESD susceptibility all pins	V _{ESD}	-500	-	500	V	CDM ¹⁾³⁾	P_4.1.12
ESD susceptibility corner pins 1) Not subject to production test, speci	V _{ESD}	-750	-	750	V	CDM ¹⁾³⁾	P_4.1.13

1) Not subject to production test, specified by design

2) ESD susceptibility, "JEDEC HBM" according to ANSI/ ESDA/ JEDEC JS001 (1.5 k $\Omega,$ 100pF)

3) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101



Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



3.2 Functional Range

Table 3Functional Range

Parameter	Symbol	Symbol Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Supply voltage range for normal operation	V _{S(nor)}	5.5	-	20	V	-	P_4.2.1
Logic supply voltage range for normal operation	V _{DD}	3.0	-	5.5	V	-	P_4.2.3
Logic input voltages (SDI, SCLK, CSN, EN)	V _{SDI} , V _{SCLK} , V _{CSN} , V _{EN}	-0.3	-	5.5	V	-	P_4.2.4
Junction temperature	T _j	-40	-	150	°C		P_4.2.5

Note: Within the normal functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



3.3 Thermal Resistance

Parameter	Symbol	Symbol Values				Note or	Number
		Min.	Тур.	Max.		Test Condition	
Junction to Case, $T_A = -40^{\circ}$ C	$R_{\rm thjC_cold}$	-	14	-	K/W	1)	
Junction to Case, $T_A = 85^{\circ}C$	R _{thjC_hot}	_	17	-	K/W	1)	
Junction to ambient, $T_A = -40$ °C (1s0p, minimal footprint)	R _{thjA_cold_}	-	126	-	K/W	1) 2)	
Junction to ambient, $T_A = 85^{\circ}C$ (1s0p, minimal footprint)	R _{thjA_hot_m}	-	134	-	K/W	1) 2)	
Junction to ambient, $T_A = -40^{\circ}C$ (1s0p, 300mm2 Cu)	R _{thjA_cold_3}	-	69	-	K/W	1) 3)	
Junction to ambient, $T_A = 85^{\circ}C$ (1s0p, 300mm2 Cu)	R _{thjA_hot_30}	-	81	-	K/W	1) 3)	
Junction to ambient, $T_A = -40^{\circ}C$ (1s0p, 600mm2 Cu)	R _{thjA_cold_6}	-	67	-	K/W	1) 4)	
Junction to ambient, $T_A = 85^{\circ}C$ (1s0p, 600mm2 Cu)	R _{thjA_hot_60}	-	79	-	K/W	1) 4)	
Junction to ambient, $T_A = -40^{\circ}C$ (2s2p)	R _{thjA_cold_2}	-	53	-	K/W	1) 5)	
Junction to ambient, $T_A = 85^{\circ}C$ (2s2p)	R _{thjA_hot_2s}	-	67	-	K/W	1) 5)	

Table 4 Thermal Resistance TLE94104EP

1) Not subject to production test, specified by design.

 Specified R_{thJA} value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with minimal footprint copper area and 35µm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.

- 3) Specified R_{thJA} value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with additional cooling of 300mm2 copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 4) Specified R_{thJA} value is according to JEDEC JESD51-2, -3 at natural convection on FR4 1s0p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with additional cooling of 600mm2 copper area and 35μm thickness. Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.
- 5) Specified *R*_{thJA} value is according to JEDEC JESD51-2, -3 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5mm board with two inner copper layers (4 x 35μm Cu). Ta = -40°C, each channel dissipates 0.2W. Ta = 85°C, each channel dissipates 0.135W.



3.4 Electrical Characteristics

Table 5Electrical Characteristics, $V_s = 5.5 V$ to 20 V, $V_{DD} = 3.0V$ to 5.5V, $T_j = -40^{\circ}$ C to $+150^{\circ}$ C, EN= HIGH,
 $I_{OUTn} = 0 A$; Typical values refer to $V_{DD} = 5.0 V$, $V_s = 13.5 V$ and $T_J = 25^{\circ}$ C unless otherwise
specified; all voltages with respect to ground, positive current flowing into pin (unless
otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Current Consumption, EN = GN	ID	1				-	
Supply Quiescent current	I _{SQ}	-	0.1	2	μΑ	$-40^{\circ}\text{C} \le T_{j} \le 85^{\circ}\text{C}$	P_4.4.1
Logic supply quiescent current	I _{DD_Q}	-	0.1	1	μΑ	$-40^{\circ}C \le T_j \le 85^{\circ}C$	P_4.4.2
Total quiescent current	$I_{SQ} + I_{DD_Q}$	-	0.6	3	μΑ	$-40^{\circ}\text{C} \le T_{j} \le 85^{\circ}\text{C}$	P_4.4.3
Current Consumption, EN=HIG	н						
Supply current	I _S	-	0.13	0.5	mA	Power drivers and power stages are off	P_4.4.4
Supply current	I _{S_HSON}	-	1.5	3	mA	All high-sides ON ¹⁾²⁾	P_4.4.101
Logic supply current	I _{DD}	-	0.6	2.5	mA	SPI not active	P_4.4.5
Logic supply current	I _{DD_RUN}	-	2.5	-	mA	SPI 5MHz ²⁾	P_4.4.6
Total supply current	I _S +I _{DD_RUN}	-	2.7	-	mA	SPI 5MHz ²⁾	P_4.4.7
Over- and Undervoltage Locko							
Undervoltage Switch ON voltage threshold	V _{UV ON}	4.4	4.90	5.3	V	V _s increasing	P_4.4.8
Undervoltage Switch OFF voltage threshold	V _{UV OFF}	4	4.50	4.9	V	V _s decreasing	P_4.4.9
Undervoltage Switch ON/OFF hysteresis	V _{UV HY}	-	0.40	-	V	$V_{\rm UV ON}$ - $V_{\rm UV OFF}^{2)}$	P_4.4.10
Overvoltage Switch OFF voltage threshold	V _{OV OFF}	21	23	25	V	V _s increasing	P_4.4.11
Overvoltage Switch ON voltage threshold	V _{OV ON}	20	22	24	V	V _s decreasing	P_4.4.12
Overvoltage Switch ON/OFF hysteresis	V _{ov hy}	-	1	-	V	$V_{\rm OVOFF}$ - $V_{\rm OVON}^{2)}$	P_4.4.13
V _{DD} Power-On-Reset	V _{DD POR}	2.40	2.63	2.90	V	V _{DD} increasing	P_4.4.14
V _{DD} Power-Off-Reset	V _{DD POffR}	2.35	2.57	2.85	V	V _{DD} decreasing	P_4.4.15
V _{DD} Power ON/OFF hysteresis	V _{DD POR HY}	-	0.06	-	V	$V_{\rm DD POR}$ - $V_{\rm DD POffR}^{2)}$	P_4.4.98
Static Drain-source ON-Resista		de or L	.ow-Sid	e)			
High-Side or Low-Side R _{DSON} (all outputs)	R _{DSON_HB_25C}	-	825	1200	mΩ	I _{OUT} = ±0.5 A; T _i = 25 °C	P_4.4.16
High-Side or Low-Side R _{DSON} (all outputs)	R _{DSON_HB_150}	-	1350	1800	mΩ	$I_{OUT} = \pm 0.5 \text{ A};$ $T_{j} = 150 \text{ °C}$	P_4.4.17



Table 5Electrical Characteristics, $V_s = 5.5 V to 20 V$, $V_{DD} = 3.0V to 5.5V$, $T_j = -40^{\circ}C to +150^{\circ}C$, EN= HIGH,
 $I_{OUTn} = 0 A$; Typical values refer to $V_{DD} = 5.0 V$, $V_s = 13.5 V$ and $T_J = 25^{\circ}C$ unless otherwise
specified; all voltages with respect to ground, positive current flowing into pin (unless
otherwise specified) (cont'd)

Parameter	Symbol	Values			Unit	Note or	Number
	-	Min.	Тур.	Max.	-	Test Condition	
Output Protection and Diagnos	sis of high-si	ide (HS)	chann	els of ha	alf-brid	ge output	
HS Overcurrent Shutdown Threshold	I _{SD_HS}	-1.5	-1.2	-0.9	A	See Figure 5	P_4.4.20
Difference between shutdown and limit current	I _{LIM_HS} - I _{SD_HS}	-1.2	-0.6	0	A	$ I_{\text{LIM}_{\text{HS}}} \ge I_{\text{SD}_{\text{HS}}} $ See Figure 5	P_4.4.21
Overcurrent Shutdown filter time	$t_{\rm dSD_HS}$	15	19	23	μs	2)	P_4.4.22
Open Load Detection Current	I _{OLD1_HS}	-15	-8	-3	mA	-	P_4.4.23
Open Load Detection filter time	t _{old1_Hs}	2000	3000	4000	μs	2)	P_4.4.24
Output Protection and Diagnos		de (LS) c	hanne	ls of hal	f-bridg	e output	
LS Overcurrent Shutdown Threshold	I _{SD_LS}	0.9	1.2	1.5	A	See Figure 6	P_4.4.27
Difference between shutdown and limit current	I _{LIM_LS} - I _{SD_LS}	0	0.6	1.2	A	²⁾ $I_{\text{LIM}_{LS}} \ge I_{\text{SD}_{LS}}$ Figure 6	P_4.4.28
Overcurrent Shutdown filter time	t _{dSD_LS}	15	19	23	μs	2)	P_4.4.29
Open Load Detection Current	I _{OLD_LS}	3	8	15	mA	-	P_4.4.30
Open Load Detection filter time	t _{OLD_LS}	2000	3000	4000	μs	2)	P_4.4.31
Outputs OUT(1n) leakage cu	·						
HS leakage current in off state	I _{QLHn_NOR}	-2	-0.5	-	μA	$V_{OUTn} = 0V$; EN=High	P_4.4.32
HS leakage current in off state	I _{QLHn_SLE}	-2	-0.5	-	μA	$V_{\rm OUTn} = 0V; EN = GND$	P_4.4.33
LS Leakage current in off state	I _{QLLn_NOR}	-	0.5	2	μA	$V_{OUTn} = V_{S}$; EN=High	P_4.4.34
LS Leakage current in off state	I _{QLLn_SLE}	-	0.5	2	μA	$V_{\rm OUTn} = V_{\rm S}$; EN=GND	P_4.4.35
Output Switching Times. See F	igure 7 and	Figure 8					
Slew rate of high-side and low- side outputs	d _{vout} / dt	0.1	0.45	0.75	V/µs	Resistive load = 100Ω ; $V_{\rm S}$ =13.5V ³⁾	P_4.4.36
Output delay time high side driver on	t _{donh}	5	20	35	μs	Resistive load = 100Ω to GND	P_4.4.37
Output delay time high side driver off	t _{doffh}	15	45	75	μs	Resistive load = 100Ω to GND	P_4.4.38
Output delay time low side driver on	t _{donl}	5	20	35	μs	Resistive load = 100Ω to VS	P_4.4.39
Output delay time low side driver off	t _{doffl}	15	45	75	μs	Resistive load = 100Ω to VS	P_4.4.40
Cross current protection time, high to low	t _{DHL}	100	130	160	μs	Resistive load = $100\Omega^{2}$	P_4.4.41



Table 5Electrical Characteristics, $V_s = 5.5 V to 20 V$, $V_{DD} = 3.0V to 5.5V$, $T_j = -40^{\circ}C to +150^{\circ}C$, EN= HIGH,
 $I_{OUTn} = 0 A$; Typical values refer to $V_{DD} = 5.0 V$, $V_s = 13.5 V$ and $T_J = 25^{\circ}C$ unless otherwise
specified; all voltages with respect to ground, positive current flowing into pin (unless
otherwise specified) (cont'd)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.	1	Test Condition	
Cross current protection time, low to high	t _{DLH}	100	130	160	μs	Resistive load = $100\Omega^{2}$	P_4.4.42
Input Interface: Logic Input EN	1			_			
High-input voltage	V _{ENH}	0.7 * V _{DD}	-	V _{DD}	V	-	P_4.4.43
Low-input voltage	V _{ENL}	0	-	0.3 * V _{DD}	V	-	P_4.4.44
Hysteresis of input voltage	V _{ENHY}	_	500	-	mV	2)	P_4.4.45
Pull down resistor	R _{PD_EN}	20	40	70	kΩ	$V_{\rm EN} = 0.2 \times V_{\rm DD}$	P_4.4.46
SPI frequency							L
Maximum SPI frequency	f _{SPI,max}	-	-	5.0	MHz	2) 4)	P_4.4.47
SPI INTERFACE: Delay Time fro		g edge to	first D	ata in			
Setup time	t _{set}	-	-	150	μs	²⁾ See Figure 12	P_4.4.48
SPI INTERFACE: Input Interfac	1	outs SDI,	SCLK, (CSN	-+		+
H-input voltage threshold	V _{IH}	0.7 * V _{DD}	-	V _{DD}	V	-	P_4.4.50
L-input voltage threshold	V _{IL}	0	-	0.3 * V _{DD}	V	-	P_4.4.51
Hysteresis of input voltage	V _{IHY}	_	500	-	mV	2)	P_4.4.52
Pull up resistor at pin CSN	R _{PU_CSN}	20	40	70	kΩ	$V_{\rm CSN} = 0.7 \times V_{\rm DD}$	P_4.4.53
Pull down resistor at pin SDI, SCLK	R _{PD_SDI,} R _{PD_SCLK}	20	40	70	kΩ	$V_{\rm SDI}, V_{\rm SCLK} = 0.2 \times V_{\rm DD}$	P_4.4.54
Input capacitance at pin CSN, SDI or SCLK	C ₁	-	10	15	pF	$0V < V_{DD} < 5.25V^{2}$	P_4.4.55
Input Interface, Logic Output	SDO						1
H-output voltage level	V _{SDOH}	V _{DD} - 0.4	V _{DD} - 0.2	V _{DD}	V	I _{SDOH} = -1.6 mA	P_4.4.56
L-output voltage level	V _{SDOL}	0	0.2	0.4	V	/ _{SDOL} = 1.6 mA	P_4.4.57
Tri-state Leakage Current	I _{sdolk}	-1	-	1	μA	$V_{\rm CSN} = V_{\rm DD};$ $0V < V_{\rm SDO} < V_{\rm DD}$	P_4.4.58
Tri-state input capacitance	C _{SDO}	_	10	15	рF	2)	P_4.4.59
Data Input Timing. See Figure		ıre 15.					
SCLK Period	t _{pCLK}	200	_	-	ns	2)	P_4.4.60
SCLK High Time	t _{SCLKH}	0.45 *	_	0.55 *	ns	2)	P_4.4.61
C	JULINI	t _{pCLK}		t _{pCLK}			
SCLK Low Time	t _{sclkl}	0.45 * t _{рСLK}	-	0.55 * t _{рСLK}	ns	2)	P_4.4.62



Table 5Electrical Characteristics, $V_s = 5.5 V to 20 V$, $V_{DD} = 3.0V to 5.5V$, $T_j = -40^{\circ}C to +150^{\circ}C$, EN= HIGH,
 $I_{OUTn} = 0 A$; Typical values refer to $V_{DD} = 5.0 V$, $V_s = 13.5 V$ and $T_J = 25^{\circ}C$ unless otherwise
specified; all voltages with respect to ground, positive current flowing into pin (unless
otherwise specified) (cont'd)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
SCLK Low before CSN Low	t _{BEF}	125	-	-	ns	2)	P_4.4.63
CSN Setup Time	t _{lead}	250	-	-	ns	2)	P_4.4.64
SCLK Setup Time	t _{lag}	250	-	-	ns	2)	P_4.4.65
SCLK Low after CSN High	t _{BEH}	125	-	-	ns	2)	P_4.4.66
SDI Setup Time	t _{SDI_setup}	30	-	-	ns	2)	P_4.4.67
SDI Hold Time	t _{SDI_hold}	30	-	-	ns	2)	P_4.4.68
Input Signal Rise Time at pin SDI, SCLK, CSN	t _{rIN}	-	-	50	ns	2)	P_4.4.69
Input Signal Fall Time at pin SDI, SCLK, CSN	t _{fIN}	-	-	50	ns	2)	P_4.4.70
Delay time from EN falling edge to standby mode	t _{dmode}	-	-	8	μs	2)	P_4.4.71
Minimum CSN High Time	t _{csnh}	5	-	-	μs	2)	P_4.4.72
Data Output Timing. See Figur		I				-	-
SDO Rise Time	t _{rSDO}	-	30	80	ns	$C_{load} = 40 p F^{2}$	P_4.4.73
SDO Fall Time	t _{fSDO}	-	30	80	ns	$C_{load} = 40 p F^{2}$	P_4.4.74
SDO Enable Time after CSN falling edge	t _{ensdo}	-	-	75	ns	Low Impedance ²⁾	P_4.4.75
SDO Disable Time after CSN rising edge	t _{DISSDO}	-	-	75	ns	High Impedance ²⁾	P_4.4.76
Duty cycle of incoming clock at SCLK	duty _{SCLK}	45	-	55	%	2)	P_4.4.77
SDO Valid Time for <i>V_{DD}</i> = 3.3V	t _{VASDO3}	-	70	95	ns	$V_{\text{SDO}} < 0.2 \text{ x } V_{\text{DD}}$ $V_{\text{SDO}} > 0.8 \text{ x } V_{\text{DD}}$ $C_{\text{load}} = 40 \text{ pF}^{2}$	P_4.4.78
SDO Valid Time for V _{DD} = 5V	t _{vasdo5}	-	50	65	ns	$V_{SDO} < 0.2 \times V_{DD}$ $V_{SDO} > 0.8 V_{DD}$ $C_{load} = 40 pF^{2}$	P_4.4.79
Thermal warning & Shutdown	T	1	T	T			
Thermal warning junction temperature	T _{jW}	120	135	150	°C	See Figure 9 ²⁾	P_4.4.80
Thermal shutdown junction	T _{jSD}	160	175	190	°C	See Figure 9 ²⁾	P_4.4.81
	1	1	1	1	1		1

Thermal shutdown junction 1_{jSD} 160 175 190 'C See Figure 9² temperature 2) Thermal comparator hysteresis T_{jHYS} °C 4 P_4.4.82 _ _ 2) Difference between T_{jSD} - T_{jW} 40 °C P_4.4.120 $T_{\rm jSD}$ - $T_{\rm jW}$ _ _

1) I_{S_HSON} does not include the load current

2) Not subject to production test, specified by design



- 3) Measured for 20% 80% of $V_{\rm S}$.
- 4) Not applicable in daisy chain configuration




Characterization results

4 Characterization results


Performed on 5 devices, over operating temperature and nominal/extended supply range.

Typical performance characteristics


Supply quiescent current




Logic supply quiescent current



Supply current




Logic supply current











HS static Drain-source ON-resistance

HS static drain-source ON-resistance VS = 13.5V and VDD = 5V



P_4.4.16/P_4.4.17 1600 1500 1400 1300 1000 1000 900 800 700 600 -50 -30 -10 10 30 50 70 90 110 130 150 Junction Temperature [°C] -VS=5.5V -VS=13.5V -VS=18V -VS=20V -VS=22V

LS static drain-source ON-resistance VS = 13.5V and VDD = 5V



LS static Drain-source ON-resistance






P_4.4.36 0.60 0.55 0.50 [sn/A] tp /LNOAD 0.35 0.30 0.25 0.20 -50 -30 -10 10 30 50 70 90 110 130 150 Junction Temperature [°C]

Slew rate ON of high-side outputs


Slew rate OFF of high-side outputs



P_4.4.36 0.60 0.55 0.50 [sn/A] tp (1000 0.35 0.30 0.25 0.20 -50 -30 -10 10 30 50 70 90 110 130 150 Junction Temperature [°C]

Slew rate ON of low-side outputs


Slew rate OFF of low-side outputs



Datasheet





Characterization results



HS overcurrent shutdown threshold


Undervoltage switch ON voltage threshold







LS overcurrent shutdown threshold

Undervoltage switch OFF voltage threshold











Overvoltage switch ON voltage threshold

VDD Power-on-reset and VDD Power-off-reset





Overvoltage switch OFF voltage threshold



General Description

5 General Description

5.1 Power Supply

The TLE94104EP has two power supply inputs, $V_{\rm S}$ and $V_{\rm DD}$. The half bridge outputs are supplied by $V_{\rm S}$, which is connected to the 12V automotive supply rail. $V_{\rm DD}$ is used to supply the I/O buffers and internal voltage regulator of the device.

 $V_{\rm S}$ and $V_{\rm DD}$ supplies are separated so that information stored in the logic block remains intact in the event of voltage drop outs or disturbances on $V_{\rm S}$. The system can therefore continue to operate once $V_{\rm S}$ has recovered, without having to resend commands to the device.

A rising edge on V_{DD} crossing $V_{DD POR}$ triggers an internal Power-On Reset (POR) to initialize the IC at power-on. All data stored internally is deleted, and the outputs are switched off (high impedance).

An electrolytic and 100nF ceramic capacitors are recommended to be placed as close as possible to the $V_{\rm S}$ supply pin of the device for improved EMC performance in the high and low frequency band. The electrolytic capacitor must be dimensioned to prevent the VS voltage from exceeding the absolute maximum rating. In addition, decoupling capacitors are recommended on the $V_{\rm DD}$ supply pin.

5.2 Operation modes

5.2.1 Normal mode

The TLE94104EP enters normal mode by setting the EN input High. In normal mode, the charge pump is active and all output transistors can be configured via SPI.

5.2.2 Sleep mode

The TLE94104EP enters sleep mode by setting the EN input Low. The EN input has an internal pull-down resistor.

In sleep mode, all output transistors are turned off and the SPI register banks are reset. The current consumption is reduced to $I_{SO} + I_{DD O}$.

5.3 Reset Behaviour

The following reset triggers have been implemented in the TLE94104EP:

V_{DD} Undervoltage Reset:

The SPI Interface shall not function if V_{DD} is below the undervoltage threshold, $V_{DD POffR}$. The digital block will be deactivated, the logic contents cleared and the output stages are switched off. The digital block is initialized once V_{DD} voltage levels is above the undervoltage threshold, $V_{DD POR}$. Then the NPOR bit is reset (NPOR = 0 in **SYS_DIAG1** and Global Status Register).

Reset on EN pin:

If the EN pin is pulled Low, the logic content is reset and the device enters sleep mode.

The reset event is reported by the NPOR bit (NPOR = 0) once the TLE94104EP is in normal mode (EN = High; $VDD > V_{DD POR}$).



General Description

5.4 Reverse Polarity Protection

The TLE94104EP requires an external reverse polarity protection. During reverse polarity, the free-wheeling diodes across the half bridge output will begin to conduct, causing an undesired current flow (I_{RB}) from ground potential to battery and excessive power dissipation across the diodes. As such, a reverse polarity protection diode is recommended (see **Figure 4**).




Figure 4 Reverse Polarity Protection



6 Half-Bridge Outputs

6.1 Functional Description

The half-bridge outputs of the TLE94104EP are intended to drive motor loads.

If the outputs are driven continuously via SPI, for example HS1 and LS2 used to drive a motor, then the following suggested SPI commands shall be sent:

- Activate HS1: Bit HB1_HS_EN in HB_ACT_1_CTRL register
- Activate LS2: Bit HB2_LS_EN in HB_ACT_1_CTRL register



6.2 Protection & Diagnosis

The TLE94104EP is equipped with an SPI interface to control and diagnose the state of the half-bridge drivers. This device has embedded protective functions which are designed to prevent IC destruction under fault conditions described in the following sections. Fault conditions are treated as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

The following table provides a summary of fault conditions, protection mechanisms and recovery states embedded in the TLE94104EP device.

Fault condition	Error Flag (EF) behaviour	Error bit: Status Register	Output Protection mechanism	Output error state	Output and error flag (EF) recovery
Overcurrent	Latch	 Load Error bit, LE (bit 6) in SYS_DIAG 1: Global Status 1 Register Localized error for each HS and LS channel of half-bridge, HBn_HS_OC and HBn_LS_OC bits in SYS_DIAG_2 status register. 	Error output shutdown and latched	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. Clear EF to reactivate output stage.
Open load	Latch	 Load Error bit, LE (bit 6) in SYS_DIAG 1: Global Status 1 Register Localized error for each HS and LS channel of half-bridge, HBn_HS_OL and HBn_LS_OL bits in SYS_DIAG3 status register. 	None	No state change	An open load detection does not change the state of the output. EF to be cleared.
Temperature pre-warning	Latch	Global error bit 1, TPW in SYS_DIAG_1: Global Status 1 register	None	No state change	Not applicable
Temperature shutdown	Latch	Global error bit 2, TSD in SYS_DIAG_1: Global Status 1 register	All outputs shutdown and latched.	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. Clear EF to reactivate output stage.

 Table 6
 Summary of diagnosis and monitoring of outputs



Fault condition	Error Flag (EF) behaviour	Error bit: Status Register	Output Protection mechanism	Output error state	Output and error flag (EF) recovery
Powersupply failure due to undervoltage	Latch	Global error bit 5, VS_UV in SYS_DIAG_1: Global Status 1 register	All outputs shutdown and automatically recovers.	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. They will automatically be reactivated once the power supply recovers. EF to be cleared.
Powersupply failure due to overvoltage	Latch	Global error bit 4, VS_OV in SYS_DIAG_1: Global Status 1 register	All outputs shutdown and automatically recover.	High-Z	Half-bridge control bits remain set despite error, however the output stage is shutdown. They will automatically be reactivated once the power supply recovers. EF to be cleared.

Table 6 Summary of diagnosis and monitoring of outputs (cont'd)



6.2.1 Short Circuit of Output to Supply or Ground

The high-side switches are protected against short to ground whereas the low-side switches are protected against short to supply.

The high-side and low-side power switches will enter into an over-current condition if the current within the switch exceeds the overcurrent shutdown detection threshold, I_{SD} . Upon detection of the I_{SD} threshold, an overcurrent shutdown filter, t_{dSD} is begun. As the current rises beyond the threshold I_{SD} , it will be limited by the current limit threshold, I_{LIM} . Upon expiry of the overcurrent shutdown filter time, the affected power switch is latched off and the corresponding error bit, HBn_HS_OC or HBn_LS_OC is set and latched. See **Figure 5** and **Figure 6** for more detail. A global load error bit, LE, contained in the global status register, SYS_DIAG_1, is also set for ease of error scanning by the application software. The power switch remains deactivated as long as the error bit is set.

To resume normal functionality of the power switch (in the event the overcurrent condition disappears or to verify if the failure still exists) the microcontroller shall clear the error bit in the respective status register to reactivate the desired power switch.





Figure 5 High-Side Switch - Short Circuit and Overcurrent Protection








REGISTER	REGISTER NAME	Bit	BEFORE OVERCURRENT	DURING OVERCURRENT	AFTER OVERCURRENT
ΤΥΡΕ			Bit State	Bit State	Bit State
Control	HB_ACT_CTRL_n	HBn_HS_EN HBn_LS_EN	1	1	1 (corresponding half-bridge deactivated)
Status	SYS_DIAG_1: Global Status 1	LE	0	0	1
Status	SYS_DIAG_x where x=2	HBn_HS_OC HBn_LS_OC	0	0	1

Table 7 Control and Status register bit state in the event of an overcurrent condition for an



6.2.2 Cross-Current

In bridge configurations the high-side and low-side power transistors are ensured never to be simultaneously "ON" to avoid cross currents. This is achieved by integrating delays in the driver stage of the power outputs to create a dead-time between switching off of one power transistor and switching on of the adjacent power transistor within the half-bridge. The dead times, t_{DHL} and t_{DLH} , as shown in **Figure 7** case 3 and **Figure 8** case 3, have been specified to ensure that the switching slopes do not overlap with each other. This prevents a cross conduction event.










Figure 8 Half bridge outputs switching times- low-side to high-side transition



6.2.3 Temperature Monitoring

Temperature sensors are integrated in the power stages. The temperature monitoring circuit compares the measured temperature to the warning and shutdown thresholds. If one or more temperature sensors reach the warning temperature, the temperature pre-warning bit, TPW is set. This bit is latched and can only be cleared via SPI. The outputs stages however remain activated.

If one or more temperature sensors reach the shut-down temperature threshold, **all outputs are latched off**. The TSD bit in SYS_DIAG_1: Global Status 1 is set. All outputs remain deactivated until the TSD bit is cleared. See **Figure 9**.

To resume normal functionality of the power switch (in the event the overtemperature condition disappears, or to verify if the failure still exists) the microcontroller shall clear the TSD error bit in the status register to reactivate the respective power switch.




Figure 9 Overtemperature Behavior



activated power switch						
	REGISTER NAME	Bit	$T_j < T_{jW}$	T _j > T _{jw} Bit State	T _j > T _{jSD} Bit State	T _j < T _{jSD} - T _{jHYS} Bit State
REGISTER TYPE			Bit State			
Control	HB_ACT_CTRL_n	HBn_HS_EN HBn_LS_EN	1	1	1 (all outputs are latched off)	'1' (outputs are latched off unless error is cleared)
Status	SYS_DIAG_1: Global status 1	TPW	0	1 (latched)	1 (latched)	'0' if error is cleared and $T_j < T_{jW}$, else '1'
Status	SYS_DIAG_1: Global status 1	TSD	0	0	1 (latched)	'0' if error is cleared, else '1'

Table 8Control and Status register bit state in the event of an overtemperature condition for an
activated power switch

6.2.4 Overvoltage and undervoltage shutdown

The power supply rails $V_{\rm S}$ and $V_{\rm DD}$ are monitored for supply fluctuations. The $V_{\rm S}$ supply is monitored for underand over-voltage conditions where as the $V_{\rm DD}$ supply is monitored for under-voltage conditions.

6.2.4.1 V_s Undervoltage

In the event the supply voltage V_S drops below the switch off voltage $V_{UV OFF}$, all output stages are switched off, however, the logic information remains intact and uncorrupted. The V_S under-voltage error bit, VS_UV, located in SYS_DIAG_1: Global Status 1 status register, will be set and latched. If V_S rises again and reaches the switch on voltage $V_{UV ON}$ threshold, the power stages will automatically be activated. The VS_UV error bit should be cleared to verify if the supply disruption is still present. See **Figure 10**.

6.2.4.2 V_s Overvoltage

In the event the supply voltage V_S rises above the switch off voltage $V_{OV OFF}$, all output stages are switched off. The V_S over-voltage error bit, VS_OV, located in SYS_DIAG_1: Global Status 1 status register, will be set and latched. If V_S falls again and reaches the switch on voltage $V_{OV ON}$ threshold, the power stages will automatically be activated. The VS_OV error bit should be cleared to verify if the overvoltage condition is still present. See **Figure 10**.

6.2.4.3 V_{DD} Undervoltage

In the event the VDD logic supply decreases below the undervoltage threshold, $V_{\text{DD POffR}}$, the SPI interface shall no longer be functional and the TLE94104EP will enter reset.

The digital block will be initialized and the output stages are switched off to High impedance. The undervoltage reset is released once V_{DD} voltage levels are above the undervoltage threshold, $V_{DD POR}$.

The reset event is reported in SYS_DIAG1 by the NPOR bit (NPOR = 0) once the TLE94104EP is in normal mode (EN = High; VDD > $V_{DD POR}$).

TLE94104EP



Half-Bridge Outputs




Figure 10 Output behavior during under- and overvoltage V_s condition

6.2.5 Open Load

Both high-side and low-side switches of the half-bridge power outputs are capable of detecting an open load in their activated state. If a load current lower than the open load detection threshold, I_{OLD} for at least t_{dOLD} is detected at the activated switch, the corresponding error bit, HBn_HS_OL or HBn_LS_OL is set and latched. A global load error bit, LE, in the global status register, SYS_DIAG_1: Global Status 1, is also set for ease of error scanning by the application software. The half-bridge output however, remains activated.

The microcontroller must clear the error bit in the respective status register to determine if the open load is still present or disappeared.



Serial Peripheral Interface (SPI)

7 Serial Peripheral Interface (SPI)

The TLE94104EP has a 16-bit SPI interface for output control and diagnostics. This section describes the SPI protocol, the control and status registers.

7.1 SPI Description

The 16-bit wide Control Input Word is read via the data input SDI, which is synchronized with the clock input SCLK provided by the microcontroller. SCLK must be Low during CSN falling edge (Clock Polarity = 0). The SPI incorporates an in-frame response: the content of the addressed register is shifted out at SDO within the same SPI frame (see **Figure 17** and **Figure 19**). The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), Low active. After the CSN input returns from Low to High, the word that has been read is interpreted according to the content. The SDO output switches to tri-state status (High impedance) at this point, thereby releasing the SDO bus for other use. The state of SDI is shifted into the input register with every falling edge on SCLK. The state of SDO is shifted out of the output register at every rising edge on SCLK (Clock Phase = 1). The SPI protocol of the TLE94104EP is compatible with independent slave configuration and with daisy chain. Daisy chaining is applicable to SPI devices with the same protocol.

Writing, clearing and reading is done byte wise. The SPI configuration and status bits are not cleared automatically by the device and therefore must be cleared by the microcontroller, e.g. if the TSD bit was set due to over temperature (refer to the respective register description for detailed information).




Figure 11 SPI Data Transfer Timing (note the reversed order of LSB and MSB as shown in this figure compared to the register description)

SPI messages are only recognized if a minimum set time, tSET, is observed upon rising edge of the EN pin (Figure 12).



Serial Peripheral Interface (SPI)




Figure 12 Setup time from EN rising edge to first SPI communication




Figure 13 SPI Data Timing

7.1.1 Global Error Flag

A logic OR combination between Global Error Flag (GEF) and the signal present on SDI is reported on SDO between a CSN falling edge and the first SCLK rising edge (**Figure 11**). GEF is set if a fault condition is detected or if the device comes from a Power On Reset (POR).

Note: The SDI pin of all devices in daisy chain or non daisy chain mode must be Low at the beginning of the SPI frame (between the CSN falling edge and the first SCLK rising edge).

It is possible to check if the TLE94104EP has detected a fault by reading the GEF without SPI clock pulse (**Figure 14**).



Serial Peripheral Interface (SPI)




Figure 14 SDO behaviour with 0-clock cycle

7.1.2 Global Status Register

The SDO shifts out during the first eight SCLK cycles the Global Status Register. This register provides an overview of the device status. All failures conditions are reported in this byte:

- SPI protocol error (SPI_ERR)
- Load Error (LE bit): logical OR between Open Load (OL) and Overcurrent (OC) failures
- VS Undervoltage (VS_UV bit)
- VS Overvoltage (VS_OV bit)
- Negated Power ON Reset (NPOR bit)
- Temperature Shutdown (TSD bit)
- Temperature Pre-Warning (TPW bit)

See **Chapter 7.7.1** for details.

Note: The Global Error Flag is a logic OR combination of every bit of the Global Status Register with the exception of NPOR: GEF = (SPI_ERR) OR (LE) OR (VS_UV) OR (VS_OV) OR (NOT(NPOR)) OR (TSD) OR (TPW). It is possible to mask open load failures from the Global Error Flag by setting the OL_BLANK bit (refer to **Chapter 7.6**).

The following table shows how failures are reported in the Global Status Register and by the Global Error Flag.

Type of Error	Failure reported in the Global Status Register	Global Error Flag		
SPI protocol error	SPI_ERR = 1	1		
Open load or Overcurrent	LE = 1	1 ¹⁾		
VS Undervoltage	VS_UV = 1	1		
VS Overvoltage	VS_OV = 1	1		
Power ON Reset	NPOR = 0	1		
Thermal Shutdown	TSD = 1	1		

Table 9 Failure reported in the Global Status Register and Global Error Flag



Type of Error	Failure reported in the Global Status Register	Global Error Flag
Thermal Warning	TPW = 1	1
No Error and no Power ON Reset	SPI_ERR = 0 LE = 0 VS_UV = 0 VS_OV = 0 NPOR = 1 TSD = 0 TPW = 0	0

Table 9Failure reported in the Global Status Register and Global Error Flag

1) Open load errors are reported in the Global Error Flag only if OL_BLANK bit is set to 0.

Note: The default value (after Power ON Reset) of NPOR is 0, therefore the default value of GEF is 1.

7.1.3 SPI protocol error detection

The SPI incorporates an error flag in the Global Status Register (SPI_ERR, Bit7) to supervise and preserve the data integrity. If an SPI protocol error is detected during a given frame, the SPI_ERR bit is set in the next SPI communication.

The SPI_ERR bit is set in the following error conditions:

- the number of SCLK clock pulses received when CSN is Low is not 0, or is not a multiple of 8 and at least 16
- the microcontroller sends an SPI command to an unused address. In particular, SDI stuck to High is reported in the SPI_ERR bit
- the LSB of an address byte is not set to 1. In particular, SDI stuck to Low is reported in the SPI_ERR bit
- the Last Address Bit Token (LABT, bit 1 of the address byte, see **Chapter 7.2**) in independent slave configuration is not set to 1
- the LABT bit of the last address byte in daisy chain configuration is not set to 1 (see **Chapter 7.3**)
- a clock polarity error is detected (see **Figure 15** Case 2 and Case 3): the incoming clock signal was High during CSN rising or falling edges.

For a correct SPI communication:

- SCLK must be Low for a minimum t_{BEF} before CSN falling edge and t_{lead} after CSN falling edge
- SCLK must be Low for a minimum t_{lag} before CSN rising edge and t_{BEH} after CSN rising edge






Figure 15 Clock Polarity Error



7.2 SPI with independent slave configuration

In an independent slave configuration, the microcontroller controls the CSN of each slave individually (**Figure 16**).




Figure 16 SPI with independent slave configuration

Each SPI communication starts with one address byte followed by one data byte (**Figure 17**). The LSB of the data byte must be set to '1'. The address bytes specifies:

- the type of operation: READ ONLY (OP bit =0) or READ/ WRITE (OP bit = 1) of the configuration bits, and READ ONLY (OP bit =0) or READ & CLEAR (OP bit = 1) of the status bits.
- The target register address (A[6:2])

The Last Address Byte Token bit (LABT, Bit1 of the address byte) must be set to 1, as no daisy chain configuration is used.

While the microcontroller sends the address byte on SDI, SDO shifts out GEF and the Global Status Register.

A further data byte (Bit15...8) is allocated to either configure the half-bridges or retrieve status information of the TLE94104EP.



]								
	LSB			Addres	ss Byte							Data	Byte			MSB
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
SDI	1	LABT = 1	A2	A3	A4	A5	A6	OP	D0	D1	D2	D3	D4	D5	D6	D7
	Register content of the selected address															
	LSB		Glob	oal Stati	us Regi	ster					Data	a Byte(Respo	nse)		MSB
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
SD0	0	TPW	TSD	NPOR	vs_ov	vs_uv	LE	SPI_ ERR	D0	D1	D2	D3	D4	D5	D6	D7
-	<u>↑</u>															Time
LSB is s	ent first	in SPI	messa	ge												

Figure 17 SPI Operation Mode with independent slave configuration

The in-frame response characteristic enables the microcontroller to read the contents of the addressed register within the SPI command. See **Figure 17**.



7.3 Daisy chain operation

The TLE94104EP supports daisy chain operation with devices with the same SPI protocol. This section describes the daisy chain hardware configuration with three devices from the TLE941xy family (See **Figure 18**).

The master output (noted MO) is connected to a slave SDI and the first slave SDO is connected to the next slave SDI to form a chain. The SDO of the final slave in the chain will be connected to the master input (MI) to close the loop of the SPI communication frame. In daisy chain configuration, a single chip select, CSN, and clock signal, SCLK, connected in parallel to each slave device, are used by the microcontroller to control or access the SPI devices.

In this configuration, the Master Output must send the address bytes and data bytes in the following order:

- All address bytes must be sent first:
 - Address Byte 1 (for TLE941xy_1) is sent first, followed by Address Byte 2 (for TLE941xy_2) etc,...
 - The LABT bit of the last address byte must be 1, while the LABT bit of all the other address bytes must be 0
- The data bytes are sent all together once all address bytes have been transmitted: Data Byte 1 (for TLE941xy_1) is sent first, followed by Data Byte 2 (for TLE941xy_2) etc,...

The Master Input (MI), which is connected to the SDO of the last device in the daisy chain receives:

- A logic OR combination of all Global Error Flags (GEF), at the beginning of the SPI frame, between CSN falling edge and the first SCLK rising edge
- The logic OR combination of the GEFs is followed by the Global Status Registers in reverse order. In other words MI receives first the Global Status Register of the last device of the daisy chain
- Once all Global Status Registers are received, MI receives the response bytes corresponding to the
 respective address and data bytes in reverse order. For example, if the daisy chain consists of three devices
 with SDO or TLE941xy_3 connected to MI, the master receives first the Response Byte 3 of TLE941xy_3
 (corresponding to Address Byte 3 and Data Byte 3) followed by the Response Byte 2 of TLE941xy_2 and
 finally the Response Byte 1 of TLE941xy_1.

An example of an SPI frame with three devices from the TLE941xy family is shown in **Figure 19**.

Note: The signal on the SDI pin of the first IC in daisy chain (and in non-daisy chain mode), must be Low at the beginning of the SPI frame (between CSN falling edge and the first SCLK rising edge). This is because each Global Error Flag in daisy chain operation is implemented in OR logic.






Figure 18 Example of daisy chain hardware configuration with devices from the TLE941xy family




Figure 19 SPI frame with three devices of the TLE941xy family

Like in the individual slave configuration, it is possible to check if one or several TLE941xy have detected a fault condition by reading the logic OR combination of all the Global Error Flags when CSN goes Low without any clock cycle (**Figure 20**).






Figure 20 Global Error Flag with zero SCLK clock cycle in daisy chain consisting only of TLE941xy devices

Note: Some SPI protocol errors such as the LSB of an address byte is wrongly equal to 0, may be reported in the SPI_ERR bit of another device in the daisy chain (refer to **Chapter 7.1.3** and **Chapter 7.7** for more details on SPI_ERR). In this case some devices might accept wrong data during the corrupted SPI frame. Therefore if one of the devices in the daisy chain reports an SPI error, it is recommended to verify the content of the registers of all devices.

7.4 Status register change during SPI communication

If a new failure occurs after the transfer of the data byte(s), i.e. between the end of the last address byte and the CSN rising edge, this failure will be reported in the next SPI frame (see example in **Figure 21**).




Figure 21 Status register change during transfer of data byte - Example in independent slave configuration



No information is lost, even if a status register is changed during a SPI frame, in particular during a Read and Clear command. For example:

- the microcontroller sends a Read and Clear command to a status register
- the TLE94104EP detects during the transfer the data byte(s) a new fault condition, which is normally reported in the target status register

The incoming Clear command will be ignored, so that the microcontroller can read the new failure in the subsequent SPI frames.

Data inconsistency between the Global Status Register (see **Chapter 7.7**) and the data byte (status register) within the same SPI frame is possible if:

- an open load or overcurrent error is detected during the transfer of the data byte
- the target status register corresponds to the new detected failure

In this case the new failure:

- is not reported in the Global Status Register of the current SPI frame but in the next one
- is reported in the data byte of the current SPI frame

Refer to Figure 21.



	-	Overc														1	
	r 			<u> </u>													
	LSB		1	r –	ss Byte	1					r –		Byte		1	MSB	
SDI	0	1 LABT =1	2 A2 =0	3 A3 =0	4 A4 =1	5 A5 =1	6 A6 =0	7 OP =0	8 X	9 X	10 X	11 X	12 X	13 X	14 X	15 X	
0														•	•		
Overcurre transfer of				HS of F	HB 1 0	uring th	e			Targ	jet stati	us regis	ter : O	C error	of HB 1	I-4	
			•						\square				·				
	LSB		Glo		tus Reg	jister				Re	sponse	Data E	Byte : S	YS_DI/	AG2	MSB	
200	0	1	2	3	4	5	6 	7 SPI	8 D0	9 D1	10 D2	11 D3	12 D4	13 D5	14 D6	15 D7	
SDO	0	TPW	TSD	NPOR	VS_OV	vs_uv	=0	ERR	=0	=1	=0	=0	=0	=0	=0	=0	
	Error bit						T			T		HB1_H			the ne	w	4
does n	oriebor	t the ne	w Ove	rcurren	t failure	;						Overcu	irrent fa	ailure o	n the H	S of HB	1
does n	lot repor	t the ne	w Ove	rcurren	t failure			y betwee			is Regi		irrent fa	ailure o	n the H	S of HB	1
aoes n			w Ove	rcurren	t failure			y betwee d target			is Regi		irrent fa	ailure o	n the H	S of HB	Time
_	frame			rcurren		Incons	an		Status F	Registe	ıs Regi: r	ster		ailure o	n the H	IS of HB	
_						Incons	an	d target	Status F	Registe	ıs Regi: r	ster		ailure o	n the H	S of HB	
_			v)	Addres	New	Incons	an	d target	Status F	Registe	ıs Regi: r	ster	B1-4)	ailure o	n the H	S of HB	
_	frame	2 (nev	۷)	Addres 3	New a	SPI frar	an ne: e.(g. Read	Status F	Registe	ıs Regi: r	ster	B1-4)	13	n the H		
_	frame	2 (nev	v)	Addres	New ss Byte	SPI frar	an me:e.(g. Read	Status F	Registe	IS Regi: r OC err	or of HI	B 1-4) Byte			MSB	
_	frame	2 (nev 1 LABT	۷)	Addres 3 A3	New a ss Byte	SPI fram 5 A5	an ne:e.(6 A6	g. Read	Status F SYS_D	Registe	IS Regis r OC err	or of Hi Data	B 1-4) Byte	13	14	MSB 15	
_	frame	2 (nev 1 LABT	۷)	Addres 3 A3	New a ss Byte	SPI fram 5 A5	an ne:e.(6 A6	g. Read	Status F SYS_D	IAG2 (OC err	or of Hi Data	B1-4) Byte 12 X	13 X	14 X	MSB 15 X	
_	frame	2 (nev 1 LABT	۷)	Addres 3 A3	New a ss Byte	SPI fram 5 A5	an ne:e.(6 A6	g. Read	Status F SYS_D	IAG2 (OC err	or of HI Data	B1-4) Byte 12 X	13 X	14 X	MSB 15 X	
_	frame	2 (nev 1 LABT	v)	Addres	New a ss Byte	SPI fran 5 A5 =1	an ne:e.(6 A6	g. Read	Status F SYS_D	IAG2 (9 X	OC err	or of HI Data	B1-4) Byte 12 X ter : OC	13 X	14 X	MSB 15 X	
_	frame	2 (nev 1 LABT	v)	Addres	New a ss Byte	SPI fran 5 A5 =1	an me:e.(6 –0	g. Read	Status F	Registe	OC err 10 x et statu sponse 10	ster Data 11 X Is regist Data B	B 1-4) Byte 12 X ter : OC	13 X C error (YS_DIA 13	14 X of HB 1 AG 2 14	MSB 15 x -4 MSB 15	
_	frame	2 (nev	v) 2 A2 =0 Glob 2	Addres 3 A3 =0 pal Statt 3	New 3 as Byte 4 A4 =1 us Reg 4	SPI fran 5 A5 =1	an me: e.(6 A6 =0	g. Read	SYS_D	IAG2 (9 X Targ	OC err	ster or of HI Data 11 X Is regist	B 1-4) Byte 12 X ter : O(vte : S)	13 X C error (YS_DIA	14 X of HB 1	MSB 15 X -4	
_	frame LSB 0 1 LSB 0	2 (nev 1 LABT =1	v) 2 A2 =0 Glob 2	Addres 3 A3 =0 pal Statt 3	New 3 as Byte 4 A4 =1 us Reg 4	SPI fran 5 A5 =1 ister 5	e.(g. Read	Status F	IAG2 (9 X Targ Res 9 D1	OC err OC err 10 X et statu sponse 10 D2	ster or of HI Data 11 X Is regist Data B 11 D3	B 1-4) Byte 12 X ter : OC vte : S ^v 12 D4	13 X C error (YS_DIA 13 D5	14 X of HB 1 AG 2 14 D6	MSB 15 X -4 MSB 15 D7	

changed during the transfer of an address byte



7.5 SPI Bit Mapping

The SPI Registers have been mapped as shown in **Figure 23** and **Figure 24** respectively.

The control registers are READ/ WRITE registers. To set the control register to READ, bit 7 of the address byte (OP bit) must be programmed to '0', otherwise '1' for WRITE.

The status registers are READ/CLEAR registers. To CLEAR any Status Register, bit 7 of the address byte must be set to '1', otherwise '0' for READ.

	15	14		12 8 Data Bit guration 8			9	8	7 8 Addr Access type	6 5 4 3 2 1 ess Bits [A70]
S				HB_ACT	_1_CTRL				read/write	0 0 0 0 0 LABT
'R O L T E R				FM_CL	K_CTRL				read/write	0 1 1 0 0 LABT
C O N T E G I S [.]				OLBLK	CTRL				read/write	1 1 0 1 0 LABT
R				CONFI	G_CTRL				read	1 1 0 0 1 LABT
JS ERS		SYS_DIAG_1 : Global status 1								0 0 1 1 0 LABT
AT L I S T			SYS_D	0IAG_2 : OF	PERROR_	1_STAT			read/clear	1 0 1 1 0 LABT
ST REG			SYS_D	OIAG_3 : OF	PERROR_2	2_STAT			read/clear	0 0 0 0 1 LABT

Figure 23 TLE94104EP SPI Register mapping

Note: LABT: Last Address Bit Token, refer to Chapter 7.2 and Chapter 7.3.

15									
	14	13	12	11 11	10	6	œ	7 6 5 4 3 2 Address Rits A7 A0	3 2 1 0
D7	D6	D5	D4	D3	D2	D1	DO	Access type	
			CONTROL REGISTERS	GISTERS				-	
HB4_HS_EN	HB4_LS_EN	HB3_HS_EN	HB3_LS_EN	HB2_HS_EN	HB2_LS_EN	HB1_HS_EN	HB1_LS_EN	read/write 0 0 0	0 0 LABT 1
FM_CLK_MOD1	FM_CLK_MOD0	reserved	reserved	reserved	reserved	reserved	reserved	read/write 0 1 1	0 0 LABT 1
OL_BLANK	reserved	reserved	reserved	reserved	reserved	reserved	reserved	read/write 1 1 0	1 0 LABT 1
reserved	reserved	reserved	reserved	reserved	DEV_ID2	DEV_ID1	DEV_ID0	read 1 1 0	0 1 LABT 1
			STATUS RE	GISTERS					
SPI_ERR	LE	VU_SV	V0_SV	NPOR	TSD	МЧТ	0	read/clear 0 0 1	1 0 LABT 1
HB4_HS_OC	HB4_LS_OC	HB3_HS_OC	HB3_LS_OC	HB2_HS_OC	HB2_LS_OC	HB1_HS_OC	HB1_LS_OC	read/clear 1 0 1	1 0 LABT 1
HB4_HS_OL	HB4_LS_OL	HB3_HS_OL	HB3_LS_OL	HB2_HS_OL	HB2_LS_OL	HB1_HS_OL	HB1_LS_OL	read/clear 0 0	0 1 LABT 1
	seared HB4_HS_OC HB4_HS_OL		LE HB4_LS_OC HB4_LS_OL	LE VS_UV HB4_LS_OC HB3_HS_OC HB3_HS_OL	LE VS_UV VS_OV HB4_LS_OC HB3_HS_OC HB3_LS_OC HB4_LS_OL HB3_HS_OL HB3_LS_OL	TEAD TO A LE VS_UV VS_OV NPOR LE VS_UV VS_OV NPOR HB2_HS_OC HB3_LS_OC HB2_HS_OC HB3_LS_OL HB2_HS_OL HB3_LS_OL HB3_LS_OL	Tearror Tearror Tearror Tearror Tearror LE VS_UV VS_OV NPOR TSD HB4_LS_OC HB3_HS_OC HB3_LS_OC HB2_LS_OC HB2_LS_OC HB4_LS_OL HB3_LS_OL HB3_LS_OL HB2_LS_OL HB2_LS_OL	Tearror Her Loc Her Loc Her Her	Tearror Tearror <t< th=""></t<>

Figure 24 TLE94104EP Bit Mapping

Note: LABT: Last Address Bit Token, refer to Chapter 7.2 and Chapter 7.3.



Serial Peripheral Interface (SPI)



7.6 SPI Control Registers

The Control Registers have a READ/WRITE access (see **Chapter 7.5**):

- The 'POR' value is defined by the register content after a POR or device Reset
 - The default value of all control registers is 0000 0000_B with the exception of CONFIG_CTRL and FM_CLK_CTRL
 - The default value of the CONFIG_CTRL register is $0000 0100_{B}$
 - The default value of the FM_CTLR_CTRL register is $1100\ 0000_B$
- One 16-bit SPI command consists of two bytes (see Figure 23 and Figure 24), i.e.
 - an address byte
 - followed by a data byte
- The control bits are not cleared or changed automatically by the device. This must be done by the microcontroller via SPI programming.
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= READ ONLY).
- Writing to a register is done byte wise by setting the SPI bit 7 to "1".



7.6.1 Control register definition

HB_ACT_1_CTRL

Half-bridge output control 1 (Address Byte [OP] 000 00[LABT]1_B)

D7	D6	D5	D4	D3	D2	D1	D0
HB4_HS_EN	HB4_LS_EN	HB3_HS_EN	HB3_LS_EN	HB2_HS_EN	HB2_LS_EN	HB1_HS_EN	HB1_LS_EN
rw							

Field	Bits	Туре	Description
HB4_HS_EN	D7	rw	Half-bridge output 4 high side switch enable00BHS4 OFF/ High-Z (default value)11BHS4 ON
HB4_LS_EN	D6	rw	Half-bridge output 4 low side switch enable00BLS4 OFF/ High-Z (default value)11BLS4 ON
HB3_HS_EN	D5	rw	Half-bridge output 3 high side switch enable0BHS3 OFF/ High-Z (default value)1BHS3 ON
HB3_LS_EN	D4	rw	Half-bridge output 3 low side switch enable0BLS3 OFF/ High-Z (default value)1BLS3 ON
HB2_HS_EN	D3	rw	Half-bridge output 2 high side switch enable0HS2 OFF/ High-Z (default value)1HS2 ON
HB2_LS_EN	D2	rw	Half-bridge output 2 low side switch enable0BLS2 OFF/ High-Z (default value)1BLS2 ON
HB1_HS_EN	D1	rw	Half-bridge output 1 high side switch enable0BHS1 OFF/ High-Z (default value)1BHS1 ON
HB1_LS_EN	D0	rw	Half-bridge output 1 low side switch enable0BLS1 OFF/ High-Z (default value)1BLS1 ON

Note: The simultaneous activation of both HS and LS switch within a half-bridge is prevented by the digital block to avoid cross current. If both LS_EN and HS_EN bits of a given half-bridge are set, the logic turns off this half-bridge.



FM_CLK_CTRL

Frequency modulation select (Address Byte $[OP]011 00[LABT]1_B$)

D7	D6	D5	D4	D3	D2	D1	D0
FM_CLK_ MOD1	FM_CLK_ MOD0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
FM_MOD_EN	D7:D6	rw	 FM Modulation Enable¹⁾ 00_B No modulation 01_B Modulation frequency 15.625kHz 10_B Modulation frequency 31.25kHz 11_B Modulation frequency 62.5kHz (default)
reserved	D5:D4	r	Reserved. Always reads as '0'.
reserved	D3:D2	r	Reserved. Always reads as '0'.
reserved	D1:D0	r	Reserved. Always reads as '0'.

1) Not subject to production test, guaranteed by design. Frequency may deviate by $\pm 10\%$



OLBLK_CTRL

Open load blanking setting (Address Byte [OP]110 10[LABT]1)_B

D7	D6	D5	D4	D3	D2	D1	D0
OL_BLANK	reserved						
rw							

Field	Bits	Туре	Description
OL_BLANK	D7	rw	Internal target: 0 _B (default) Open load failures are reported in the GEF 1 _B Open load failures are not reported in the GEF
reserved	D6	rw	To be programmed as '0'.
reserved	D5	rw	Reserved. Always reads as '0'.
reserved	D4	rw	Reserved. Always reads as '0'.
reserved	D3	rw	Reserved. Always reads as '0'.
reserved	D2	rw	Reserved. Always reads as '0'.
reserved	D1	rw	Reserved. Always reads as '0'.
reserved	D0	rw	Reserved. Always reads as '0'.



CONFIG_CTRL

Device Configuration control (Address Byte [OP]110 01[LABT]1_B)

D	7	D6	D5	D4	D3	D2	D1	D0
rese	rved	reserved	reserved	reserved	reserved	DEV_ID2	DEV_ID1	DEV_ID0
r	~	r	r	r	r	r	r	r

Field	Bits	Туре	Description			
reserved	D7:D3	r	Always reads as '0'			
DEV_IDn	D2:D0	r	Device/ derivative identifier			
			Note: These bits can be used to verify the silicon content of the device			
			000 _B TLE94112EL chip			
			001 _B TLE94110EL chip			
			010 _B TLE94108EL chip			
			011 _B TLE94106EL/ES chip			
			100 _B TLE94104EP chip			
			101 _B TLE94103EP chip			
			110 _B reserved			
			111 _B reserved			



7.7 SPI Status Registers

The Control Registers have a READ/CLEAR access (see also **Chapter 7.5**):

- The 'POR Value' of the Status registers (content after a POR or device Reset) and is 0000 0000_B.
- One 16-bit SPI command consists of two bytes (see Figure 23 and Figure 24), i.e.
 - an address byte
 - followed by a data byte
- Reading a register is done byte wise by setting the SPI bit 7 of the address byte to "0" (= Read Only).
- Clearing a register is done byte wise by setting the SPI bit 7 of the address byte to "1".
- SPI status registers are not cleared automatically by the device. This must be done by the microcontroller via SPI command.



7.7.1 Status register definition

SYS_DIAG1

Global status 1 (Address Byte [OP]001 10[LABT]1_B)

Γ	07	D6	D5	D4	D3	D2	D1	D0
SPI_	_ERR	LE	VS_UV	vs_ov	NPOR	TSD	TPW	reserved
	rc	r	rc	rc	rc	rc	rc	r

Field	Bits	Туре	Description				
SPI_ERR	D7	rc	 SPI error detection 0_B No SPI protocol error is detected (default value). 1_B An SPI protocol error is detected. 				
LE	D6	r	Load error detection (logic OR combination of Open Load and Overcurrent)0BNo Open Load and no Overcurrent detected (default value)1BOpen Load or Overcurrent detected in at least one of the power outputs. Error latched. Faulty output is latched off in case of Overcurrent				
VS_UV	D5	rc	 VS Undervoltage error detection 0_B No undervoltage on V_S detected (default value) 1_B Undervoltage on V_S detected. Error latched and all outputs disabled. 				
VS_OV	D4	rc	 VS Overvoltage error detection 0_B No overvoltage on V_S detected (default value) 1_B Overvoltage on V_S detected. Error latched and all outputs disabled. 				
NPOR	D3	rc	Not Power On Reset (NPOR) detection0BPOR on EN or VDD supply rail (default value)1BNo POR				
TSD	D2	rc	 Temperature shutdown error detection 0_B Junction temperature below temperature shutdown threshold (default value) 1_B Junction temperature has reached temperature shutdown threshold. Error latched and all outputs disabled. 				
TPW	D1	rc	 Temperature pre-warning error detection O_B Junction temperature below temperature pre-warning threshold (default value) 1_B Junction temperature has reached temperature pre-warning threshold. 				
reserved	D0	r	Bit reserved. Always reads '0'.				

Note: The LE bit in the Global Status register is read only. It reflects an OR combination of the respective open load and overcurrent errors of the half-bridge channels. If all OC/OL bits of the respective high-side and low-side channels are cleared to '0', the LE bit will be automatically updated to '0'.

SYS_DIAG_2 : OP_ERROR_1_STAT Overcurrent error status of half-bridge outputs 1 - 4 (Address Byte [OP]101 10[LABT]1_B)

D7	D6	D5	D4	D3	D2	D1	D0
HB4_HS_OC	HB4_LS_OC	HB3_HS_OC	HB3_LS_OC	HB2_HS_OC	HB2_LS_OC	HB1_HS_OC	HB1_LS_OC
rc							

Field	Bits	Туре	Description				
HB4_HS_OC	D7	rc	 High-side (HS) switch of half-bridge 4 overcurrent detection 0_B No error on HS4 switch (default value) 1_B Overcurrent detected on HS4 switch. Error latched and HS4 disabled. 				
HB4_LS_OC	D6	rc	Low-side (LS) switch of half-bridge 4 overcurrent detection0No error on LS4 switch (default value)1Overcurrent detected on LS4 switch. Error latched and LS4 disabled.				
HB3_HS_OC	D5	rc	 High-side (HS) switch of half-bridge 3 overcurrent detection 0_B No error on HS3 switch (default value) 1_B Overcurrent detected on HS3 switch. Error latched and HS3 disabled. 				
HB3_LS_OC	D4	rc	 Low-side (LS) switch of half-bridge 3 overcurrent detection 0_B No error on LS3 switch (default value) 1_B Overcurrent detected on LS3 switch. Error latched and LS3 disabled. 				
HB2_HS_OC	D3	rc	 High-side (HS) switch of half-bridge 2 overcurrent detection 0_B No error on HS2 switch (default value) 1_B Overcurrent detected on HS2 switch. Error latched and HS2 disabled. 				
HB2_LS_OC	D2	rc	Low-side (LS) switch of half-bridge 2 overcurrent detection0BNo error on LS2 switch (default value)1BOvercurrent detected on LS2 switch. Error latched and LS2disabled.				
HB1_HS_OC	D1	rc	 High-side (HS) switch of half-bridge 1 overcurrent detection 0_B No error on HS1 switch (default value) 1_B Overcurrent detected on HS1 switch. Error latched and HS2 disabled. 				
HB1_LS_OC	DO	rc	Low-side (LS) switch of half-bridge 1 overcurrent detection0BNo error on LS1 switch (default value)1BOvercurrent detected on LS1 switch. Error latched and LS1 disabled.				

SYS_DIAG_3 : OP_ERROR_2_STAT Open load error status of half-bridge outputs 1 - 4 (Address Byte [OP]000 01[LABT]1_B)

D7	D6	D5	D4	D3	D2	D1	D0
HB4_HS_OL	HB4_LS_OL	HB3_HS_OL	HB3_LS_OL	HB2_HS_OL	HB2_LS_OL	HB1_HS_OL	HB1_LS_OL
rc							

Field	Bits	Туре	Description				
HB4_HS_OL	D7	rc	High-side (HS) switch of half-bridge 4 open load detection00BNo error on HS4 switch (default value)10Deen load detected on HS4 switch. Error latched.				
HB4_LS_OL	D6	rc	Low-side (LS) switch of half-bridge 4 open load detection 0_B No error on LS4 switch (default value) 1_B Open load detected on LS4 switch. Error latched.				
HB3_HS_OL	D5	rc	High-side (HS) switch of half-bridge 3 open load detection0BNo error on HS3 switch (default value)1BOpen load detected on HS3 switch. Error latched.				
HB3_LS_OL	D4	rc	Low-side (LS) switch of half-bridge 3 open load detection0BNo error on LS3 switch (default value)1BOpen load detected on LS3 switch. Error latched.				
HB2_HS_OL	D3	rc	High-side (HS) switch of half-bridge 2 open load detection0BNo error on HS2 switch (default value)1BOpen load detected on HS2 switch. Error latched.				
HB2_LS_OL	D2	rc	Low-side (LS) switch of half-bridge 2 open load detection 0_B No error on LS2 switch (default value) 1_B Open load detected on LS2 switch. Error latched.				
HB1_HS_OL	D1	rc	High-side (HS) switch of half-bridge 1 open load detection 0_B No error on HS1 switch (default value) 1_B Open load detected on HS1 switch. Error latched.				
HB1_LS_OL	DO	rc	Low-side (LS) switch of half-bridge 1 open load detection 0_B No error on LS1 switch (default value) 1_B Open load detected on LS1 switch. Error latched.				



8 Application Information

Note: The following simplified application examples are given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the real application.

8.1 Application Diagram




Figure 25 Application Example for DC-motor loads






Figure 26 Application Example for bipolar stepper motor in voltage mode control

Notes on the application example

- 1. Series resistors between the microcontroller and the signal pins of the TLE94104EP are recommended if an active reverse polarity protection (MOSFET) is used to protect the VS pin. These resistors limit the current between the microcontroller and the device during negative transients on VBAT (e.g. ISO/TR 7637 pulse 1)
- 2. Landing pads for ceramic capacitors at the outputs of the TLE94104EP as close as possible to the connectors are recommended (the ceramic capacitors are not populated if unused). These ceramic capacitors can be mounted if a higher performance in term of ESD capability is required.
- 3. The electrolytic capacitor at the VS pin should be dimensioned in order to prevent the VS voltage from exceeding the absolute maximum rating. PWM operation with a too low capacitance can lead to a VS voltage overshoot, which results in a VS overvoltage detection.
- 4. Unused outputs are recommended to be left unconnected (open) in the application. If unused output pins are routed to an external connector which leaves the PCB, then these outputs should have provision for a zero ohm jumper (depopulated if unused) or ESD protection. In other words, unused pins should be treated like used pins.
- 5. Place bypass ceramic capacitors as close as possible to the VS pins, with shortest connections the GND pins and GND layer, for best EMC performance



8.2 Thermal application information

 $Ta = -40^{\circ}C$, Ch1 to Ch4 are dissipating a total of 0.8W (0.2W each).

Ta = 85°C, Ch1 to Ch4 are dissipating a total of 0.54W (0.135W each).




Figure 27 ZthJA Curve for different PCB setups




Figure 28 ZthJC Curve



8.3 EMC Enhancement

In the event the emissions of the device exceed the allowable limits, a modulation of the oscillator frequency is incorporated to reduce eventual harmonics of the 8MHz base clock. The frequencies can be selected based on the resolution bandwidth of the peak detector during EMC testing.

The selection is achieved by setting the FM_CLK_MODn bits in the FM_CLK_CTRL register as follows:

00_B: OFF 01_B: FM CLK=15.625 kHZ 10_B: FM CLK=31.25 kHz 11_B: FM CLK=62.5 kHz



Package Outlines






Figure 29 PG-TSDSO-14 (Plastic Green - Dual Small Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e lead-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



Revision History

10 Revision History

Revision	Date	Changes
1.0	2017-12-07	Initial release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-12-07 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference Doc_Number

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.



单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon Technologies(英飞凌)