

32-Bit

TC1767

32-Bit Single-Chip Microcontroller

Data Sheet V1.4 2012-07

Microcontrollers

Edition 2012-07
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2012 Infineon Technologies AG
All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



32-Bit

TC1767

32-Bit Single-Chip Microcontroller

Data Sheet V1.4 2012-07

Microcontrollers



### TC1767 Data Sheet

## Revision History: V1.4 2012-07

Previous Versions: V1.3		
Page	Subjects (major changes since last revision)	
Page 6	Salescode for Copper-bonded device is added	


### **Trademarks**

TriCore® is a trademark of Infineon Technologies AG.

### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





# **Table of Contents**

# **Table of Contents**

1	Summary of Features	. 1-4
2	Introduction	. 2-7
2.1	About this Document	. 2-7
2.1.1	Related Documentations	
2.1.2	Text Conventions	. 2-7
2.1.3	Reserved, Undefined, and Unimplemented Terminology	. 2-9
2.1.4	Register Access Modes	. 2-9
2.1.5	Abbreviations and Acronyms	2-10
2.2	System Architecture of the TC1767	2-13
2.2.1	TC1767 Block Diagram	2-14
2.2.2	System Features of the TC1767 device	
2.2.3	On Chip CPU Cores	2-16
2.2.3.1	High-performance 32-bit CPU	2-16
2.2.3.2	High-performance 32-bit Peripheral Control Processor	2-17
2.3	On Chip System Units	
2.3.1	Flexible Interrupt System	2-17
2.3.2	Direct Memory Access Controller	2-18
2.3.3	System Timer	
2.3.4	System Control Unit	2-21
2.3.4.1	Clock Generation Unit	2-21
2.3.4.2	Features of the Watchdog Timer	2-21
2.3.4.3	Reset Operation	2-21
2.3.4.4	External Interface	2-22
2.3.4.5	Die Temperature Measurement	2-22
2.3.5	General Purpose I/O Ports and Peripheral I/O Lines	2-22
2.3.6	Program Memory Unit (PMU)	2-23
2.3.6.1	Boot ROM	2-24
2.3.6.2	Overlay RAM and Data Acquisition	2-24
2.3.6.3	Emulation Memory Interface	2-24
2.3.6.4	Tuning Protection	
2.3.6.5	Program and Data Flash	2-24
2.3.7	Data Access Overlay	
2.3.8	TC1767 Development Support	
2.4	On-Chip Peripheral Units	
2.4.1	Asynchronous/Synchronous Serial Interfaces	2-29
2.4.2	High-Speed Synchronous Serial Interfaces	
2.4.3	Micro Second Channel Interface	
2.4.4	MultiCAN Controller	
2.4.5	Micro Link Interface	
2.4.6	General Purpose Timer Array (GPTA)	2-41



# **Table of Contents**

	Functionality of GPTA0	2-42
2.4.7	Analog-to-Digital Converters	
2.4.7.1	ADC Block Diagram	
2.4.7.2	FADC Short Description	
2.5	On-Chip Debug Support (OCDS)	
2.5.1	On-Chip Debug Support	
2.5.2	Real Time Trace	
2.5.3	Calibration Support	2-50
2.5.4	Tool Interfaces	2-51
2.5.5	Self-Test Support	2-51
2.5.6	FAR Support	2-51
3	Pinning	
3.1	TC1767 Pin Definition and Functions	
3.1.1	TC1767 Pin Configuration: PG-LQFP-176-5	
3.1.2	Reset Behavior of the Pins	3-75
1	Identification Registers	4-76
5	Electrical Parameters	
5.1	General Parameters	
5.1.1	Parameter Interpretation	
5.1.2	Pad Driver and Pad Classes Summary	
5.1.3	Absolute Maximum Ratings	
5.1.4	Operating Conditions	5-81
5.2	DC Parameters	5-84
5.2.1	Input/Output Pins	
5.2.2	Analog to Digital Converters (ADC0/ADC1)	
5.2.3	Fast Analog to Digital Converter (FADC)	
5.2.4	Oscillator Pins	5-96
5.2.5	Temperature Sensor	
5.2.6	Power Supply Current	
5.3	AC Parameters	5-100
5.3.1	Testing Waveforms	5-100
5.3.2	Output Rise/Fall Times	5-101
5.3.3	Power Sequencing	5-102
5.3.4	Power, Pad and Reset Timing	5-104
5.3.5	Phase Locked Loop (PLL)	5-106
	JTAG Interface Timing	5-109
5.3.6	DAP Interface Timing	- 444
5.3.7		5-111
	Peripheral Timings	5-113
5.3.7	Peripheral Timings	5-113 5-113
5.3.7 5.3.8	Peripheral Timings	5-113 5-113



# **Table of Contents**

5.4	Package and Reliability	5-118
5.4.1	Package Parameters	5-118
5.4.2	Package Outline	5-119
5.4.3	Flash Memory Parameters	5-120
5.4.4	Quality Declarations	5-121



## **Summary of Features**

# 1 Summary of Features

- High-performance 32-bit super-scalar TriCore V1.3.1 CPU with 4-stage pipeline
  - Superior real-time performance
  - Strong bit handling
  - Fully integrated DSP capabilities
  - Single precision Floating Point Unit (FPU)
  - 133 MHz operation at full temperature range
- 32-bit Peripheral Control Processor with single cycle instruction (PCP2)
  - 8 Kbyte Parameter Memory (PRAM)
  - 16 Kbyte Code Memory (CMEM)
  - 133 MHz operation at full temperature range
- Multiple on-chip memories
  - 72 Kbyte Data Memory (LDRAM)
  - 24 Kbyte Code Scratchpad Memory (SPRAM)
  - 2 Mbyte Program Flash Memory (PFlash)
  - 64 Kbyte Data Flash Memory (DFlash, represents 16 Kbyte EEPROM)
  - Instruction Cache: up to 8 Kbyte (ICACHE, configurable)
  - Data Cache: up to 4 Kbyte (DCACHE, configurable)
  - 8 Kbyte Overlay Memory (OVRAM)
  - 16 Kbyte BootROM (BROM)
- 8-Channel DMA Controller
- Sophisticated interrupt system with 2 × 255 hardware priority arbitration levels serviced by CPU or PCP2
- High performing on-chip bus structure
  - 64-bit Local Memory Buses between CPU, Flash and Data Memory
  - 32-bit System Peripheral Bus (SPB) for on-chip peripheral and functional units
  - One bus bridge (LFI Bridge)
- Versatile On-chip Peripheral Units
  - Two Asynchronous/Synchronous Serial Channels (ASC) with baud rate generator, parity, framing and overrun error detection
  - Two High-Speed Synchronous Serial Channels (SSC) with programmable data length and shift direction
  - One serial Micro Second Bus interface (MSC) for serial port expansion to external power devices
  - One High-Speed Micro Link interface (MLI) for serial inter-processor communication
  - One MultiCAN Module with 2 CAN nodes and 64 free assignable message objects for high efficiency data handling via FIFO buffering and gateway data transfer
  - One General Purpose Timer Array Modules (GPTA) with additional Local Timer Cell Array (LTCA2) providing a powerful set of digital signal filtering and timer functionality to realize autonomous and complex Input/Output management
- 32 analog input lines for ADC



## **Summary of Features**

- 2 independent kernels (ADC0, ADC1)
- Analog supply voltage range from 3.3 V to 5 V (single supply)
- Performance for 12 bit resolution (@f<sub>ADCI</sub> = 10 MHz)
- 4 different FADC input channels
- Extreme fast conversion, 21 cycles of  $f_{\text{FADC}}$  clock (262.5 ns @  $f_{\text{FADC}}$  = 80 MHz)
  - 10-bit A/D conversion (higher resolution can be achieved by averaging of consecutive conversions in digital data reduction filter)
- 88 digital general purpose I/O lines (GPIO), 4 input lines
- Digital I/O ports with 3.3 V capability
- On-chip debug support for OCDS Level 1 (CPU, PCP, DMA, On Chip Bus)
- Dedicated Emulation Device chip available (TC1767ED)
  - multi-core debugging, real time tracing, and calibration
  - four/five wire JTAG (IEEE 1149.1) or two wire DAP (Device Access Port) interface
- Power Management System
- Clock Generation Unit with PLL
- Core supply voltage of 1.5 V
- I/O voltage of 3.3 V
- Full automotive temperature range: -40° to +125°C
- Package variant: PG-LQFP-176-5



## **Summary of Features**

## **Ordering Information**

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- The package and the type of delivery.

For the available ordering codes for the TC1767 please refer to the "Product Catalog Microcontrollers", which summarizes all available microcontroller variants.

This document describes the derivatives of the device. The **Table 1** enumerates these derivatives and summarizes the differences.

Table 1 TC1767 Derivative Synopsis

Derivative	Ambient Temperature Range	CPU frequency	Wire Bond Material
SAK-TC1767-256F133HL	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	133 MHz	Gold
SAK-TC1767-256F80HL	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	80 MHz	Gold
SAK-TC1767-256F133HR	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	133 MHz	Copper



# 2 Introduction

This Data Sheet describes the Infineon TC1767, a 32-bit microcontroller DSP, based on the Infineon TriCore Architecture.

## 2.1 About this Document

This document is designed to be read primarily by design engineers and software engineers who need a detailed description of the interactions of the TC1767 functional units, registers, instructions, and exceptions.

This TC1767 Data Sheet describes the features of the TC1767 with respect to the TriCore Architecture. Where the TC1767 directly implements TriCore architectural functions, this manual simply refers to those functions as features of the TC1767. In all cases where this manual describes a TC1767 feature without referring to the TriCore Architecture, this means that the TC1767 is a direct implementation of the TriCore Architecture.

Where the TC1767 implements a subset of TriCore architectural features, this manual describes the TC1767 implementation, and then describes how it differs from the TriCore Architecture. Such differences between the TC1767 and the TriCore Architecture are documented in the section covering each such subject.

### 2.1.1 Related Documentations

A complete description of the TriCore architecture is found in the document entitled "TriCore Architecture Manual". The architecture of the TC1767 is described separately this way because of the configurable nature of the TriCore specification: Different versions of the architecture may contain a different mix of systems components. The TriCore architecture, however, remains constant across all derivative designs in order to preserve compatibility.

This Data Sheets together with the "TriCore Architecture Manual" are required to understand the complete TC1767 micro controller functionality.

### 2.1.2 Text Conventions

This document uses the following text conventions for named components of the TC1767:

- Functional units of the TC1767 are given in plain UPPER CASE. For example: "The SSC supports full-duplex and half-duplex synchronous communication".
- Pins using negative logic are indicated by an overline. For example: "The external reset pin, ESRO, has a dual function.".
- Bit fields and bits in registers are in general referenced as "Module\_Register name.Bit field" or "Module\_Register name.Bit". For example: "The Current CPU Priority Number bit field CPU ICR.CCPN is cleared". Most of the



register names contain a module name prefix, separated by an underscore character "\_" from the actual register name (for example, "ASC0\_CON", where "ASC0" is the module name prefix, and "CON" is the kernel register name). In chapters describing the kernels of the peripheral modules, the registers are mainly referenced with their kernel register names. The peripheral module implementation sections mainly refer to the actual register names with module prefixes.

- Variables used to describe sets of processing units or registers appear in mixed upper and lower cases. For example, register name "MSGCFGn" refers to multiple "MSGCFG" registers with variable n. The bounds of the variables are always given where the register expression is first used (for example, "n = 0-31"), and are repeated as needed in the rest of the text.
- The default radix is decimal. Hexadecimal constants are suffixed with a subscript letter "H", as in 100<sub>H</sub>. Binary constants are suffixed with a subscript letter "B", as in: 111<sub>B</sub>.
- When the extent of register fields, groups register bits, or groups of pins are
  collectively named in the body of the document, they are represented as
  "NAME[A:B]", which defines a range for the named group from B to A. Individual bits,
  signals, or pins are given as "NAME[C]" where the range of the variable C is given in
  the text. For example: CFG[2:0] and SRPN[0].
- · Units are abbreviated as follows:
  - MHz = Megahertz
  - $\mu s = Microseconds$
  - kBaud, kbit = 1000 characters/bits per second
  - MBaud, Mbit = 1,000,000 characters/bits per second
  - Kbyte, KB = 1024 bytes of memory
  - Mbyte, MB = 1048576 bytes of memory

In general, the k prefix scales a unit by 1000 whereas the K prefix scales a unit by 1024. Hence, the Kbyte unit scales the expression preceding it by 1024. The kBaud unit scales the expression preceding it by 1000. The M prefix scales by 1,000,000 or 1048576, and  $\mu$  scales by .000001. For example, 1 Kbyte is 1024 bytes, 1 Mbyte is 1024  $\times$  1024 bytes, 1 kBaud/kbit are 1000 characters/bits per second, 1 MBaud/Mbit are 1000000 characters/bits per second, and 1 MHz is 1.000.000 Hz.

- Data format quantities are defined as follows:
  - Byte = 8-bit quantity
  - Half-word = 16-bit quantity
  - Word = 32-bit quantity
  - Double-word = 64-bit quantity



# 2.1.3 Reserved, Undefined, and Unimplemented Terminology

In tables where register bit fields are defined, the following conventions are used to indicate undefined and unimplemented function. Furthermore, types of bits and bit fields are defined using the abbreviations as shown in **Table 2**.

Table 2 Bit Function Terminology

Function of Bits	Description
Unimplemented, Reserved	Register bit fields named <b>0</b> indicate unimplemented functions with the following behavior.  Reading these bit fields returns 0.  These bit fields should be written with 0 if the bit field is defined as r or rh.  These bit fields have to be written with 0 if the bit field is defined as rw.  These bit fields are reserved. The detailed description of these bit fields can be found in the register descriptions.
rw	The bit or bit field can be read and written.
rwh	As rw, but bit or bit field can be also set or reset by hardware.
r	The bit or bit field can only be read (read-only).
w	The bit or bit field can only be written (write-only). A read to this register will always give a default value back.
rh	This bit or bit field can be modified by hardware (read-hardware, typical example: status flags). A read of this bit or bit field give the actual status of this bit or bit field back. Writing to this bit or bit field has no effect to the setting of this bit or bit field.
S	Bits with this attribute are "sticky" in one direction. If their reset value is once overwritten by software, they can be switched again into their reset state only by a reset operation. Software cannot switch this type of bit into its reset state by writing the register. This attribute can be combined to "rws" or "rwhs".
f	Bits with this attribute are readable only when they are accessed by an instruction fetch. Normal data read operations will return other values.

# 2.1.4 Register Access Modes

Read and write access to registers and memory locations are sometimes restricted. In memory and register access tables, the terms as defined in **Table 3** are used.



Table 3 Access Terms		
Symbol	Description	
U	Access Mode: Access permitted in User Mode 0 or 1.	
	Reset Value: Value or bit is not changed by a reset operation.	
SV	Access permitted in Supervisor Mode.	
R	Read-only register.	
32	Only 32-bit word accesses are permitted to this register/address range.	
E	Endinit-protected register/address.	
PW	Password-protected register/address.	
NC	No change, indicated register is not changed.	
BE	Indicates that an access to this address range generates a Bus Error.	
nBE	Indicates that no Bus Error is generated when accessing this address range, even though it is either an access to an undefined address or the access does not follow the given rules.	
nE	Indicates that no Error is generated when accessing this address or address range, even though the access is to an undefined address or address range. True for CPU accesses (MTCR/MFCR) to undefined addresses in the CSFR range.	

# 2.1.5 Abbreviations and Acronyms

The following acronyms and terms are used in this document:

ADC	Analog-to-Digital Converter
AGPR	Address General Purpose Register
ALU	Arithmetic and Logic Unit
ASC	Asynchronous/Synchronous Serial Controller
BCU	Bus Control Unit
BROM	Boot ROM & Test ROM
CAN	Controller Area Network
CMEM	PCP Code Memory
CISC	Complex Instruction Set Computing
CPS	CPU Slave Interface
CPU	Central Processing Unit



CSA Context Save Area

CSFR Core Special Function Register

DAP Device Access Port

DAS Device Access Server

DCACHE Data Cache

DFLASH Data Flash Memory

DGPR Data General Purpose Register

DMA Direct Memory Access
DMI Data Memory Interface
ERU External Request Unit

EMI Electro-Magnetic Interference
FADC Fast Analog-to-Digital Converter

FAM Flash Array Module

FCS Flash Command State Machine
FIM Flash Interface and Control Module
FPI Flexible Peripheral Interconnect (Bus)

FPU Floating Point Unit

GPIO General Purpose Input/Output
GPR General Purpose Register
GPTA General Purpose Timer Array

ICACHE Instruction Cache
I/O Input / Output

JTAG Joint Test Action Group = IEEE1149.1

LBCU Local Memory Bus Control Unit

LDRAM Local Data RAM

LFI Local Memory-to-FPI Bus Interface

LMB Local Memory Bus
LTC Local Timer Cell
MLI Micro Link Interface

MMU Memory Management Unit

MSB Most Significant Bit
MSC Micro Second Channel



PRAM

### Introduction

NC Non Connect

NMI Non-Maskable Interrupt OCDS On-Chip Debug Support

OVRAM Overlay Memory

PCP Peripheral Control Processor

PMU Program Memory Unit
PLL Phase Locked Loop
PFLASH Program Flash Memory
PMI Program Memory Interface
PMU Program Memory Unit

RAM Random Access Memory

RISC Reduced Instruction Set Computing SBCU System Peripheral Bus Control Unit

PCP Parameter RAM

SCU System Control Unit

SFR Special Function Register SPB System Peripheral Bus

SPRAM Scratch-Pad RAM
SRAM Static Data Memory
SRN Service Request Node

SSC Synchronous Serial Controller

STM System Timer
WDT Watchdog Timer



# 2.2 System Architecture of the TC1767

The TC1767 combines three powerful technologies within one silicon die, achieving new levels of power, speed, and economy for embedded applications:

- Reduced Instruction Set Computing (RISC) processor architecture
- · Digital Signal Processing (DSP) operations and addressing modes
- · On-chip memories and peripherals

DSP operations and addressing modes provide the computational power necessary to efficiently analyze complex real-world signals. The RISC load/store architecture provides high computational bandwidth with low system cost. On-chip memory and peripherals are designed to support even the most demanding high-bandwidth real-time embedded control-systems tasks.

Additional high-level features of the TC1767 include:

- Program Memory Unit instruction memory and instruction cache
- Serial communication interfaces flexible synchronous and asynchronous modes
- Peripheral Control Processor standalone data operations and interrupt servicing
- DMA Controller DMA operations and interrupt servicing
- General-purpose timers
- High-performance on-chip buses
- On-chip debugging and emulation facilities
- Flexible interconnections to external components
- Flexible power-management

### TC1767 clock frequencies:

- Maximum CPU clock frequency: 133 MHz<sup>1)</sup>
- Maximum PCP clock frequency: 133 MHz<sup>2)</sup>
- Maximum SPB frequency: 80 MHz<sup>3)</sup>

The TC1767 is a high-performance microcontroller with TriCore CPU, program and data memories, buses, bus arbitration, an interrupt controller, a peripheral control processor, a DMA controller and several on-chip peripherals. The TC1767 is designed to meet the needs of the most demanding embedded control systems applications where the competing issues of price/performance, real-time responsiveness, computational power, data bandwidth, and power consumption are key design elements.

The TC1767 offers several versatile on-chip peripheral units such as serial controllers, timer units, and Analog-to-Digital converters. Within the TC1767, all these peripheral units are connected to the TriCore CPU/system via the Flexible Peripheral Interconnect (FPI) Bus and the Local Memory Bus (LMB). Several I/O lines on the TC1767 ports are reserved for these peripheral units to communicate with the external world.

<sup>1)</sup> For CPU frequencies > 80 MHz, 2:1 mode has to be enabled. CPU 2:1 mode means:  $f_{SPB} = 0.5 * f_{CPU}$ 

<sup>2)</sup> For PCP frequencies > 80 MHz, 2:1 mode has to be enabled. PCP 2:1 mode means:  $f_{SPB} = 0.5 * f_{PCP}$ 

<sup>3)</sup> CPU 1:1 Mode means:  $f_{SPB} = f_{CPU}$ . PCP 1:1 mode means:  $f_{SPB} = f_{PCP}$ 



# 2.2.1 TC1767 Block Diagram

Figure 1 shows the block diagram of the TC1767.




Figure 1 TC1767 Block Diagram



# 2.2.2 System Features of the TC1767 device

The TC1767 has the following features:

## **Packages**

PG-LQFP-176-5 package, 0.5 mm pitch

### **Clock Frequencies**

- Maximum CPU clock frequency: 133 MHz<sup>1)</sup>
- Maximum PCP clock frequency: 133 MHz<sup>2)</sup>
- Maximum SPB clock frequency: 80 MHz<sup>3)</sup>

<sup>1)</sup> For CPU frequencies > 80 MHz, 2:1 mode has to be enabled. CPU 2:1 mode means:  $f_{SPB} = 0.5 * f_{CPU}$ 

<sup>2)</sup> For PCP frequencies > 80 MHz, 2:1 mode has to be enabled. PCP 2:1 mode means:  $f_{SPB} = 0.5 * f_{PCP}$ 

<sup>3)</sup> CPU 1:1 Mode means:  $f_{SPB} = f_{CPU}$ . PCP 1:1 mode means:  $f_{SPB} = f_{PCP}$ 



# 2.2.3 On Chip CPU Cores

The TC1767 includes a high Performance CPU and a Peripheral Control Processor.

.

## 2.2.3.1 High-performance 32-bit CPU

This chapter gives an overview about the TriCore 1 architecture.

## TriCore (TC1.3.1) Architectural Highlights

- Unified RISC MCU/DSP
- 32-bit architecture with 4 Gbytes unified data, program, and input/output address space
- Fast automatic context-switching
- Multiply-accumulate unit
- Floating point unit
- Saturating integer arithmetic
- High-performance on-chip peripheral bus (FPI Bus)
- Register based design with multiple variable register banks
- Bit handling
- Packed data operations
- Zero overhead loop
- Precise exceptions
- · Flexible power management

# **High-efficiency TriCore Instruction Set**

- · 16/32-bit instructions for reduced code size
- Data types include: Boolean, array of bits, character, signed and unsigned integer, integer with saturation, signed fraction, double-word integers, and IEEE-754 singleprecision floating point
- Data formats include: Bit, 8-bit byte, 16-bit half-word, 32-bit word, and 64-bit doubleword data formats
- Powerful instruction set
- Flexible and efficient addressing mode for high code density

## Integrated CPU related On-Chip Memories

- Instruction memory: 24 KB total. After reset, configured into:<sup>1)</sup>
  - 24 Kbyte Scratch-Pad RAM (SPRAM)
  - 0 Kbyte Instruction Cache (ICACHE)
- Data memory: 72 KB total. After reset, configured into:<sup>1)</sup>

<sup>1)</sup> Software configurable. Available options are described in the CPU chapter.



- 72 Kbyte Local Data RAM (LDRAM)
- 0 Kbyte Data Cache (DACHE)
- On-chip SRAMs with parity error detection

## 2.2.3.2 High-performance 32-bit Peripheral Control Processor

The PCP is a flexible Peripheral Control Processor optimized for interrupt handling and thus unloading the CPU.

#### **Features**

- Data move between any two memory or I/O locations
- Data move with predefined limit supported
- Read-Modify-Write capabilities
- Full computation capabilities including basic MUL/DIV
- Read/move data and accumulate it to previously read data
- · Read two data values and perform arithmetic or logical operation and store result
- Bit-handling capabilities (testing, setting, clearing)
- Flow control instructions (conditional/unconditional jumps, breakpoint)
- Dedicated Interrupt System
- PCP SRAMs with parity error detection
- PCP/FPI clock mode 1:1 and 2:1 available

### **Integrated PCP related On-Chip Memories**

- 16 Kbyte Code Memory (CMEM)
- 8 Kbyte Parameter Memory (PRAM)

.

# 2.3 On Chip System Units

The TC1767 micro controller offers several versatile on-chip system peripheral units such as DMA controller, embedded Flash module, interrupt system and ports.

# 2.3.1 Flexible Interrupt System

The TC1767 includes a programmable interrupt system with the following features:

#### **Features**

- Fast interrupt response
- Hardware arbitration
- Independent interrupt systems for CPU and PCP
- Programmable service request nodes (SRNs)
- · Each SRN can be mapped to the CPU or PCPinterrupt system



 Flexible interrupt-prioritizing scheme with 255 interrupt priority levels per SRN to choose from

## 2.3.2 Direct Memory Access Controller

The TC1767 includes a fast and flexible DMA controller with independant DMA channels (DMA Move engine).

#### **Features**

- independent DMA channels
  - Up to 16 selectable request inputs per DMA channel
  - 2-level programmable priority of DMA channels within the DMA Sub-Block
  - Software and hardware DMA request
  - Hardware requests by selected on-chip peripherals and external inputs
- 3-level programmable priority of the DMA Sub-Block at the on chip bus interfaces
- Buffer capability for move actions on the buses (at least 1 move per bus is buffered)
- Individually programmable operation modes for each DMA channel
  - Single Mode: stops and disables DMA channel after a predefined number of DMA transfers
  - Continuous Mode: DMA channel remains enabled after a predefined number of DMA transfers; DMA transaction can be repeated
  - Programmable address modification
  - Two shadow register modes (with / w/o automatic re-set and direct write access).
- Full 32-bit addressing capability of each DMA channel
  - 4 Gbyte address range
  - Data block move supports > 32 Kbyte moves per DMA transaction
  - Circular buffer addressing mode with flexible circular buffer sizes
- Programmable data width of DMA transfer/transaction: 8-bit, 16-bit, or 32-bit
- Register set for each DMA channel
  - Source and destination address register
  - Channel control and status register
  - Transfer count register
- Flexible interrupt generation (the service request node logic for the MLI channel is also implemented in the DMA module)
- DMA module is working on SPB frequency, LMB interface on LMB frequency.
- Dependant on the target/destination address, Read/write requests from the Move Engine are directed to the SPB, LMB, MLI or to the the Cerberus.



# 2.3.3 System Timer

The TC1767's STM is designed for global system timing applications requiring both high precision and long range.

#### **Features**

- Free-running 56-bit counter
- All 56 bits can be read synchronously
- Different 32-bit portions of the 56-bit counter can be read synchronously
- · Flexible interrupt generation based on compare match with partial STM content
- Driven by maximum 80 MHz (=  $f_{SYS}$ , default after reset =  $f_{SYS}$ /2)
- Counting starts automatically after a reset operation
- STM registers are reset by an application reset if bit ARSTDIS.STMDIS is cleared. If bit ARSTDIS.STMDIS is set, the STM is not reset.
- STM can be halted in debug/suspend mode

Special STM register semantics provide synchronous views of the entire 56-bit counter, or 32-bit subsets at different levels of resolution.

The maximum clock period is  $2^{56} \times f_{\text{STM}}$ . At  $f_{\text{STM}}$  = 80 MHz, for example, the STM counts 28.56 years before overflowing. Thus, it is capable of continuously timing the entire expected product life time of a system without overflowing.

In case of a power-on reset, a watchdog reset, or a software reset, the STM is reset. After one of these reset conditions, the STM is enabled and immediately starts counting up. It is not possible to affect the content of the timer during normal operation of the TC1767. The timer registers can only be read but not written to.

The STM can be optionally disabled for power-saving purposes, or suspended for debugging purposes via its clock control register. In suspend mode of the TC1767 (initiated by writing an appropriate value to STM\_CLC register), the STM clock is stopped but all registers are still readable.

Due to the 56-bit width of the STM, it is not possible to read its entire content with one instruction. It needs to be read with two load instructions. Since the timer would continue to count between the two load operations, there is a chance that the two values read are not consistent (due to possible overflow from the low part of the timer to the high part between the two read operations). To enable a synchronous and consistent reading of the STM content, a capture register (STM\_CAP) is implemented. It latches the content of the high part of the STM each time when one of the registers STM\_TIM0 to STM\_TIM5 is read. Thus, STM\_CAP holds the upper value of the timer at exactly the same time when the lower part is read. The second read operation would then read the content of the STM\_CAP to get the complete timer value.

The content of the 56-bit System Timer can be compared against the content of two compare values stored in the STM\_CMP0 and STM\_CMP1 registers. Interrupts can be



generated on a compare match of the STM with the STM\_CMP0 or STM\_CMP1 registers.

**Figure 2** provides an overview on the STM module. It shows the options for reading parts of STM content.




Figure 2 General Block Diagram of the STM Module Registers



# 2.3.4 System Control Unit

The following SCU introduction gives an overview about the TC1767 System Control Unit (SCU).

### 2.3.4.1 Clock Generation Unit

The Clock Generation Unit (CGU) allows a very flexible clock generation for the TC1767. During user program execution the frequency can be programmed for an optimal ratio between performance and power consumption.

# 2.3.4.2 Features of the Watchdog Timer

The main features of the WDT are summarized here.

- 16-bit Watchdog counter
- Selectable input frequency:  $f_{\text{FPI}}/256$  or  $f_{\text{FPI}}/16384$
- 16-bit user-definable reload value for normal Watchdog operation, fixed reload value for Time-Out and Prewarning Modes
- · Incorporation of the ENDINIT bit and monitoring of its modifications
- Sophisticated Password Access mechanism with fixed and user-definable password fields
- Access Error Detection: Invalid password (during first access) or invalid guard bits (during second access) trigger the Watchdog reset generation
- Overflow Error Detection: An overflow of the counter triggers the Watchdog reset generation
- Watchdog function can be disabled; access protection and ENDINIT monitor function remain enabled
- Double Reset Detection: If a Watchdog induced reset occurs twice, a severe system
  malfunction is assumed and the TC1767 is held in reset until a system / class 0 reset
  occurs.

# 2.3.4.3 Reset Operation

The following reset request triggers are available:

- 1 External power-on hardware reset request trigger; PORST, (cold reset)
- 2 External System Request reset triggers; ESR0 and ESR1 (warm reset)
- Watchdog Timer (WDT) reset request trigger, (warm reset)
- Software reset (SW), (warm reset)
- Debug (OCDS) reset request trigger, (warm reset)
- JTAG reset (special reset)
- Resets via the JTAG interface

Note: The JTAG and OCDS resets are described in the OCDS chapter.

There are two basic types of reset request triggers:



- Trigger sources that do not depend on a clock, such as the PORST. This trigger force
  the device into an asynchronous reset assertion independently of any clock. The
  activation of an asynchronous reset is asynchronous to the system clock, whereas
  its de-assertion is synchronized.
- Trigger sources that need a clock in order to be asserted, such as the input signals ESR0, and ESR1, the WDT trigger, the parity trigger, or the SW trigger.

### 2.3.4.4 External Interface

The SCU provides interface pads for system purpose. Various functions are covered by these pins. Due to the different tasks some of the pads can not be shared with other functions but most of them can be shared with other functions. The following functions are covered by the SCU controlled pads:

- · Reset request triggers
- Reset indication
- Trap request triggers
- Interrupt request triggers
- Non SCU module triggers

The first three points are covered by the ESR pads and the last two points by the ERU pads.

# 2.3.4.5 Die Temperature Measurement

The Die Temperature Sensor (DTS) generates a measurement result that indicates directly the current temperature. The result of the measurement can be read via an DTS register.

## 2.3.5 General Purpose I/O Ports and Peripheral I/O Lines

The TC1767 includes a flexible Ports structure with the following features:

### **Features**

- Digital General-Purpose Input/Output (GPIO) port lines
- Input/output functionality individually programmable for each port line
- Programmable input characteristics (pull-up, pull-down, no pull device)
- Programmable output driver strength for EMI minimization (weak, medium, strong)
- Programmable output characteristics (push-pull, open drain)
- Programmable alternate output functions
- Output lines of each port can be updated port-wise or set/reset/toggled bit-wise



# 2.3.6 Program Memory Unit (PMU)

The devices of the AudoF family contain at least one Program Memory Unit. This is named "PMU0". Some devices contain additional PMUs which are named "PMU1", ...

In the TC1767, the PMU0 contains the following submodules:

- The Flash command and fetch control interface for Program Flash and Data Flash.
- The Overlay RAM interface with Online Data Acquisition (OLDA) support.
- The Boot ROM interface.
- · The Emulation Memory interface.
- The Local Memory Bus LMB slave interface.

Following memories are controlled by and belong to the PMU0:

- 2 Mbyte of Program Flash memory (PFlash)
- 64 Kbyte of Data Flash memory (DFlash, represents 16 Kbyte EEPROM)
- 16 Kbyte of Boot ROM (BROM)
- 8 Kbyte Overlay RAM (OVRAM)

The following figure shows the block diagram of the PMU0:




Figure 3 PMU0 Basic Block Diagram



### 2.3.6.1 Boot ROM

The internal 16 Kbyte Boot ROM (BROM) is divided into two parts, used for:

- · firmware (Boot ROM), and
- factory test routines (Test ROM).

The different sections of the firmware in Boot ROM provide startup and boot operations after reset. The TestROM is reserved for special routines, which are used for testing, stressing and qualification of the component.

# 2.3.6.2 Overlay RAM and Data Acquisition

The overlay memory OVRAM is provided in the PMU especially for redirection of data accesses to program memory to the OVRAM by using the data overlay function. The data overlay functionality itself is controlled in the DMI module.

For online data acquisition (OLDA) of application or calibration data a virtual 32 KB memory range is provided which can be accessed without error reporting. Accesses to this OLDA range can also be redirected to an overlay memory.

## 2.3.6.3 Emulation Memory Interface

In TC1767 Emulation Device, an Emulation Memory (EMEM) is provided, which can fully be used for calibration via program memory or OLDA overlay. The Emulation Memory interface shown in **Figure 3** is a 64-bit wide memory interface that controls the CPU-accesses to the Emulation Memory in the TC1767 Emulation Device. In the TC1767 production device, the EMEM interface is always disabled.

# 2.3.6.4 Tuning Protection

Tuning protection is required by the user to absolutely protect control data (e.g. for engine control), serial number and user software, stored in the Flash, from being manipulated, and to safely detect changed or disturbed data. For the internal Flash, these protection requirements are excellently fulfilled in the TC1767 with

- Flash read and write protection with user-specific protection levels, and with
- dedicated HW and firmware, supporting the internal Flash read protection, and with
- the Alternate Boot Mode.

Special tuning protection support is provided for external Flash, which must also be protected.

# 2.3.6.5 Program and Data Flash

The embedded Flash module of PMU0 includes 2 Mbyte of Flash memory for code or constant data (called Program Flash) and additionally 64 Kbyte of Flash memory used for emulation of EEPROM data (called Data Flash). The Program Flash is realized as



one independent Flash bank, whereas the Data Flash is built of two Flash banks, allowing the following combinations of concurrent Flash operations:

- Read code or data from Program Flash, while one bank of Data Flash is busy with a program or erase operation.
- Read data from one bank of Data Flash, while the other bank of Data Flash is busy with a program or erase operation.
- Program one bank of Data Flash while erasing the other bank of Data Flash, read from Program Flash.

Both, the Program Flash and the Data Flash, provide error correction of single-bit errors within a 64-bit read double-word, resulting in an extremely low failure rate. Read accesses to Program Flash are executed in 256-bit width, to Data Flash in 64-bit width (both plus ECC). Single-cycle burst transfers of up to 4 double-words and sequential prefetching with control of prefetch hit are supported for Program Flash.

The minimum programming width is the page, including 256 bytes in Program Flash and 128 bytes in Data Flash. Concurrent programming and erasing in Data Flash is performed using an automatic erase suspend and resume function.

A basic block diagram of the Flash Module is shown in the following figure.




Figure 4 Basic Block Diagram of Flash Module

All Flash operations are controlled simply by transferring command sequences to the Flash which are based on JEDEC standard. This user interface of the embedded Flash is very comfortable, because all operations are controlled with high level commands, such as "Erase Sector". State transitions, such as termination of command execution, or errors are reported to the user by maskable interrupts. Command sequences are



normally written to Flash by the CPU, but may also be issued by the DMA controller (or OCDS).

The Flash also features an advanced read/write protection architecture, including a read protection for the whole Flash array (optionally without Data Flash) and separate write protection for all sectors (only Program Flash). Write protected sectors can be made reprogrammable (enabled with passwords), or they can be locked for ever (ROM function). Each sector can be assigned to up to three different users for write protection. The different users are organized hierarchically.

## **Program Flash Features and Functions**

- 2 Mbyte on-chip Program Flash in PMU0.
- · Any use for instruction code or constant data.
- 256 bit read interface (burst transfer operation).
- Dynamic correction of single-bit errors during read access.
- Transfer rate in burst mode: One 64-bit double-word per clock cycle.
- Sector architecture:
  - Eight 16 Kbyte, one 128 Kbyte and seven 256 Kbyte sectors.
  - Each sector separately erasable.
  - Each sector lockable for protection against erase and program (write protection).
- One additional configuration sector (not accessible to the user).
- Optional read protection for whole Flash, with sophisticated read access supervision.
   Combined with whole Flash write protection thus supporting protection against Trojan horse programs.
- Sector specific write protection with support of re-programmability or locked forever.
- Comfortable password checking for temporary disable of write or read protection.
- User controlled configuration blocks (UCB) in configuration sector for keywords and for sector-specific lock bits (one block for every user; up to three users).
- Pad supply voltage (V<sub>DDP</sub>) also used for program and erase (no VPP pin).
- Efficient 256 byte page program operation.
- All Flash operations controlled by CPU per command sequences (unlock sequences) for protection against unintended operation.
- End-of-busy as well as error reporting with interrupt and bus error trap.
- Write state machine for automatic program and erase, including verification of operation quality.
- Support of margin check.
- Delivery in erased state (read all zeros).
- Global and sector status information.
- Overlay support with SRAM for calibration applications.
- · Configurable wait state selection for different CPU frequencies.
- Endurance = 1000; minimum 1000 program/erase cycles per physical sector; reduced endurance of 100 per 16 KB sector.
- Operating lifetime (incl. Retention): 20 years with endurance=1000.



For further operating conditions see data sheet section "Flash Memory Parameters".

### **Data Flash Features and Functions**

- 64 Kbyte on-chip Flash, configured in two independent Flash banks of equal size.
- 64 bit read interface.
- Erase/program one bank while data read access from the other bank.
- Programming one bank while erasing the other bank using an automatic suspend/resume function.
- Dynamic correction of single-bit errors during read access.
- · Sector architecture:
  - Two sectors of equal size.
  - Each sector separately erasable.
- 128 byte pages to be written in one step.
- Operational control per command sequences (unlock sequences, same as those of Program Flash) for protection against unintended operation.
- End-of-busy as well as error reporting with interrupt and bus error trap.
- · Write state machine for automatic program and erase.
- Margin check for detection of problematic Flash bits.
- Endurance = 30000 (can be device dependent); i.e. 30000 program/erase cycles per sector are allowed, with a retention of min. 5 years.
- Dedicated DFlash status information.
- Other characteristics: Same as Program Flash.

## 2.3.7 Data Access Overlay

The data overlay functionality provides the capability to redirect data accesses by the TriCore to program memory (segments  $8_H$  and  $A_H$ ) called "target memory" to a different memory called "overlay memory".

Depending on the device the following overlay memories can be available:

- · Overlay SRAM in the PMU.
- Emulation Memory<sup>1)</sup>.
- External memory<sup>2)</sup>.

This functionality makes it possible, for example, to modify the application's test and calibration parameters (which are typically stored in the program memory) during run time of a program.

As the address translation is implemented in the DMI, it affects only data accesses (reads and writes) of the TriCore. Instruction fetches by the TriCore or accesses by any other master (including the debug interface) are not redirected.

<sup>1)</sup> Only available in Emulation Device "ED".

<sup>2)</sup> Only available in Emulation Device with EBU.



### **Summary of Features and Functions**

- 16 overlay ranges ("blocks") configurable.
- Support of 8 Kbyte embedded Overlay SRAM (OVRAM) in PMU.
- Support of up to 256 Kbyte overlay/calibration memory (EMEM)<sup>1)</sup>.
- Support of up to 2 MB overlay memory in external memory (EBU space)<sup>2</sup>
- Support of Online Data Acquisition into range of up to 32 KB and of its overlay.
- Support of different overlay memory selections for every enabled overlay block.
- Sizes of overlay blocks selectable depending on the overlay memory:
  - OVRAM: from 16 byte to 2 Kbyte.
  - EMEM<sup>1)</sup> and external memory<sup>2)</sup>: 1 Kbyte to 128 Kbyte.
- All configured overlay ranges can be enabled with only one register write access.
- Programmable flush (invalidate) control for data cache in DMI.

### 2.3.8 TC1767 Development Support

Overview about the TC1767 development environment:

### **Complete Development Support**

A variety of software and hardware development tools for the 32-bit microcontroller TC1767 are available from experienced international tool suppliers. The development environment for the Infineon 32-bit microcontroller includes the following tools:

- Embedded Development Environment for TriCore Products
- The TC1767 On-chip Debug Support (OCDS) provides a JTAG port for communication between external hardware and the system
- The System Timer (STM) with high-precision, long-range timing capabilities
- The TC1767 includes a power management system, a watchdog timer as well as reset logic



# 2.4 On-Chip Peripheral Units

The TC1767 micro controller offers several versatile on-chip peripheral units such as serial controllers, timer units, and Analog-to-Digital converters. Several I/O lines on the TC1767 ports are reserved for these peripheral units to communicate with the external world.

## **On-Chip Peripheral Units**

- Two Asynchronous/Synchronous Serial Channels (ASC) with baud-rate generator, parity, framing and overrun error detection
- Two Synchronous Serial Channels (SSC) with programmable data length and shift direction
- One Micro Second Bus Interface (MSC) for serial communication
- One CAN Module (MultiCAN) for high-efficiency data handling via FIFO buffering and gateway data transfer
- One Micro Link Serial Bus Interfaces (MLI) for serial multiprocessor communication
- One General Purpose Timer Array (GPTA) with a powerful set of digital signal filtering and timer functionality to accomplish autonomous and complex Input/Output management
- Two Analog-to-Digital Converter Units (ADC0, ADC1) with 8-bit, 10-bit, or 12-bit resolution.
- One fast Analog-to-Digital Converter Unit (FADC)

# 2.4.1 Asynchronous/Synchronous Serial Interfaces

The TC1767 includes two Asynchronous/Synchronous Serial Interfaces, ASC0 and ASC1. Both ASC modules have the same functionality.and ASC1Both ASC modules have the same functionality.

Figure 5 shows a global view of the Asynchronous/Synchronous Serial Interface (ASC).






Figure 5 General Block Diagram of the ASC Interface

The ASC provides serial communication between the TC1767 and other microcontrollers, microprocessors, or external peripherals.

The ASC supports full-duplex asynchronous communication and half-duplex synchronous communication. In Synchronous Mode, data is transmitted or received synchronous to a shift clock that is generated by the ASC internally. In Asynchronous Mode, 8-bit or 9-bit data transfer, parity generation, and the number of stop bits can be selected. Parity, framing, and overrun error detection are provided to increase the reliability of data transfers. Transmission and reception of data is double-buffered. For multiprocessor communication, a mechanism is included to distinguish address bytes from data bytes. Testing is supported by a loop-back option. A 13-bit baud rate generator provides the ASC with a separate serial clock signal, which can be accurately adjusted by a prescaler implemented as fractional divider.



#### **Features**

- Full-duplex asynchronous operating modes
  - 8-bit or 9-bit data frames, LSB first
  - Parity-bit generation/checking
  - One or two stop bits
  - Baud rate from 5.0 Mbit/s to 1.19 bit/s (@ 80 MHz module clock)
  - Multiprocessor mode for automatic address/data byte detection
  - Loop-back capability
- Half-duplex 8-bit synchronous operating mode
  - Baud rate from 10.0 Mbit/s to 813.8 bit/s (@ 80 MHz module clock)
- Double-buffered transmitter/receiver
- Interrupt generation
  - On a transmit buffer empty condition
  - On a transmit last bit of a frame condition
  - On a receive buffer full condition
  - On an error condition (frame, parity, overrun error)
- Implementation features
  - Connections to DMA Controller
  - Connections of receiver input to GPTA (LTC) for baud rate detection and LIN break signal measuring



# 2.4.2 High-Speed Synchronous Serial Interfaces

The TC1767 includes two High-Speed Synchronous Serial Interfaces, SSC0 and SSC1. Both SSC modules have the same functionality.

Figure 6 shows a global view of the Synchronous Serial interface (SSC).




Figure 6 General Block Diagram of the SSC Interface

The SSC supports full-duplex and half-duplex serial synchronous communication up to 40 Mbit/s (@ 80 MHz module clock, Master Mode). The serial clock signal can be generated by the SSC itself (Master Mode) or can be received from an external master (Slave Mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices. Transmission and reception of data are double-buffered. A shift clock generator provides the SSC with a separate serial clock signal. One slave select input is available for slave mode operation. Eight programmable slave select outputs (chip selects) are supported in Master Mode.



#### **Features**

- Master and Slave Mode operation
  - Full-duplex or half-duplex operation
  - Automatic pad control possible
- · Flexible data format
  - Programmable number of data bits: 2 to 16 bits
  - Programmable shift direction: LSB or MSB shift first
  - Programmable clock polarity: Idle low or idle high state for the shift clock
  - Programmable clock/data phase: Data shift with leading or trailing edge of the shift clock
- Baud rate generation
  - Master Mode: 40.0 Mbit/s to 610.36 bit/s (@ 80 MHz module clock)
  - Slave Mode: 20 Mbit/s to 610.36 bit/s (@ 80 MHz module clock)
- Interrupt generation
  - On a transmitter empty condition
  - On a receiver full condition
  - On an error condition (receive, phase, baud rate, transmit error)
- Flexible SSC pin configuration
- Seven slave select inputs SLSI[7:1] in Slave Mode
- · Eight programmable slave select outputs SLSO in Master Mode
  - Automatic SLSO generation with programmable timing
  - Programmable active level and enable control



#### 2.4.3 Micro Second Channel Interface

The Micro Second Channel (MSC) interface provides serial communication links typically used to connect power switches or other peripheral devices. The serial communication link includes a fast synchronous downstream channel and a slow asynchronous upstream channel. **Figure 7** shows a global view of the interface signals of the MSC interface.




Figure 7 General Block Diagram of the MSC Interface

The downstream and upstream channels of the MSC module communicate with the external world via nine I/O lines. Eight output lines are required for the serial communication of the downstream channel (clock, data, and enable signals). One out of eight input lines SDI[7:0] is used as serial data input signal for the upstream channel. The source of the serial data to be transmitted by the downstream channel can be MSC register contents or data that is provided on the ALTINL/ALTINH input lines. These input lines are typically connected with other on-chip peripheral units (for example with a timer unit such as the GPTA). An emergency stop input signal makes it possible to set bits of the serial data stream to dedicated values in an emergency case.

Clock control, address decoding, and interrupt service request control are managed outside the MSC module kernel. Service request outputs are able to trigger an interrupt or a DMA request.



### **Features**

- Fast synchronous serial interface to connect power switches in particular, or other peripheral devices via serial buses
- High-speed synchronous serial transmission on downstream channel
  - Serial output clock frequency:  $f_{FCL} = f_{MSC}/2$
  - Fractional clock divider for precise frequency control of serial clock  $f_{MSC}$
  - Command, data, and passive frame types
  - Start of serial frame: Software-controlled, timer-controlled, or free-running
  - Programmable upstream data frame length (16 or 12 bits)
  - Transmission with or without SEL bit
  - Flexible chip select generation indicates status during serial frame transmission
  - Emergency stop without CPU intervention
- Low-speed asynchronous serial reception on upstream channel
  - Baud rate:  $f_{MSC}$  divided by 4, 8, 16, 32, 64, 128, or 256
  - Standard asynchronous serial frames
  - Parity error checker
  - 8-to-1 input multiplexer for SDI lines
  - Built-in spike filter on SDI lines
- Selectable pin types of downstream channel interface: four LVDS differential output drivers or four digital GPIO pins



#### 2.4.4 MultiCAN Controller

The MultiCAN module provides two independent CAN nodes in the PG-LQFP-176-5 package, representing two serial communication interfaces. The number of available message objects is 64.




Figure 8 Overview of the MultiCAN Module

The MultiCAN module contains two independently operating CAN nodes with Full-CAN functionality that are able to exchange Data and Remote Frames via a gateway function. Transmission and reception of CAN frames is handled in accordance to CAN specification V2.0 B (active). Each CAN node can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

All two CAN nodes share a common set of message objects. Each message object can be individually allocated to one of the CAN nodes. Besides serving as a storage container for incoming and outgoing frames, message objects can be combined to build gateways between the CAN nodes or to set up a FIFO buffer.

The message objects are organized in double-chained linked lists, where each CAN node has its own list of message objects. A CAN node stores frames only into message objects that are allocated to the message object list of the CAN node, and it transmits only messages belonging to this message object list. A powerful, command-driven list controller performs all message object list operations.



The bit timings for the CAN nodes are derived from the module timer clock ( $f_{\text{CAN}}$ ) and are programmable up to a data rate of 1 Mbit/s. External bus transceivers are connected to a CAN node via a pair of receive and transmit pins.

#### **Features**

- Compliant with ISO 11898
- CAN functionality according to CAN specification V2.0 B active
- · Dedicated control registers for each CAN node
- Data transfer rates up to 1 Mbit/s
- Flexible and powerful message transfer control and error handling capabilities
- Advanced CAN bus bit timing analysis and baud rate detection for each CAN node via a frame counter
- Full-CAN functionality: A set of 64 message objects can be individually
  - Allocated (assigned) to any CAN node
  - Configured as transmit or receive object
  - Setup to handle frames with 11-bit or 29-bit identifier
  - Identified by a timestamp via a frame counter
  - Configured to remote monitoring mode
- Advanced Acceptance Filtering
  - Each message object provides an individual acceptance mask to filter incoming frames.
  - A message object can be configured to accept standard or extended frames or to accept both standard and extended frames.
  - Message objects can be grouped into four priority classes for transmission and reception.
  - The selection of the message to be transmitted first can be based on frame identifier, IDE bit and RTR bit according to CAN arbitration rules, or on its order in the list.
- Advanced message object functionality
  - Message objects can be combined to build FIFO message buffers of arbitrary size, limited only by the total number of message objects.
  - Message objects can be linked to form a gateway that automatically transfers frames between 2 different CAN buses. A single gateway can link any two CAN nodes. An arbitrary number of gateways can be defined.
- Advanced data management
  - The message objects are organized in double-chained lists.
  - List reorganizations can be performed at any time, even during full operation of the CAN nodes.
  - A powerful, command-driven list controller manages the organization of the list structure and ensures consistency of the list.
  - Message FIFOs are based on the list structure and can easily be scaled in size during CAN operation.



- Static allocation commands offer compatibility with MultiCAN applications that are not list-based.
- Advanced interrupt handling
  - Up to 16 interrupt output lines are available. Interrupt requests can be routed individually to one of the 16 interrupt output lines.
  - Message post-processing notifications can be combined flexibly into a dedicated register field of 256 notification bits.



### 2.4.5 Micro Link Interface

This TC1767 contains one Micro Link Interface, MLIO.

The Micro Link Interface (MLI) is a fast synchronous serial interface to exchange data between microcontrollers or other devices, such as stand-alone peripheral components. **Figure 9** shows how two microcontrollers are typically connected together via their MLI interfaces.




Figure 9 Typical Micro Link Interface Connection

#### **Features**

- · Synchronous serial communication between an MLI transmitter and an MLI receiver
- Different system clock speeds supported in MLI transmitter and MLI receiver due to full handshake protocol (4 lines between a transmitter and a receiver)
- Fully transparent read/write access supported (= remote programming)
- Complete address range of target device available
- Specific frame protocol to transfer commands, addresses and data
- Error detection by parity bit
- 32-bit, 16-bit, or 8-bit data transfers supported
- Programmable baud rate:  $f_{MLI}/2$  (max.  $f_{MLI} = f_{SYS}$ )
- Address range protection scheme to block unauthorized accesses
- Multiple receiving devices supported



Figure 10 shows a general block diagram of the MLI module.




Figure 10 General Block Diagram of the MLI Modules

The MLI transmitter and MLI receiver communicate with other MLI receivers and MLI transmitters via a four-line serial connection each. Several I/O lines of these connections are available outside the MLI module kernel as a four-line output or input vector with index numbering A, B, C and D. The MLI module internal I/O control blocks define which signal of a vector is actually taken into account and also allow polarity inversions (to adapt to different physical interconnection means).



## 2.4.6 General Purpose Timer Array (GPTA)

The TC1767 contains the General Purpose Timer Array (GPTA0). Figure 11 shows a global view of the GPTA module.

The GPTA provides a set of timer, compare, and capture functionalities that can be flexibly combined to form signal measurement and signal generation units. They are optimized for tasks typical of engine, gearbox, and electrical motor control applications, but can also be used to generate simple and complex signal waveforms required for other industrial applications.




Figure 11 General Block Diagram of the GPTA Modules in the TC1767



## 2.4.6.1 Functionality of GPTA0

The General Purpose Timer Array (GPTA0) provides a set of hardware modules required for high-speed digital signal processing:

- Filter and Prescaler Cells (FPC) support input noise filtering and prescaler operation.
- Phase Discrimination Logic units (PDL) decode the direction information output by a rotation tracking system.
- Duty Cycle Measurement Cells (DCM) provide pulse-width measurement capabilities.
- A Digital Phase Locked Loop unit (PLL) generates a programmable number of GPTA module clock ticks during an input signal's period.
- Global Timer units (GT) driven by various clock sources are implemented to operate as a time base for the associated Global Timer Cells.
- Global Timer Cells (GTC) can be programmed to capture the contents of a Global Timer on an external or internal event. A GTC may also be used to control an external port pin depending on the result of an internal compare operation. GTCs can be logically concatenated to provide a common external port pin with a complex signal waveform.
- Local Timer Cells (LTC) operating in Timer, Capture, or Compare Mode may also be logically tied together to drive a common external port pin with a complex signal waveform. LTCs – enabled in Timer Mode or Capture Mode – can be clocked or triggered by various external or internal events.
- On-chip Trigger and Gating Signals (OTGS) can be configured to provide trigger or gating signals to integrated peripherals.

Input lines can be shared by an LTC and a GTC to trigger their programmed operation simultaneously.

The following list summarizes the specific features of the GPTA units.

#### **Clock Generation Unit**

- Filter and Prescaler Cell (FPC)
  - Six independent units
  - Three basic operating modes:
    - Prescaler, Delayed Debounce Filter, Immediate Debounce Filter
  - Selectable input sources:
    - Port lines, GPTA module clock, FPC output of preceding FPC cell
  - Selectable input clocks:
    - GPTA module clock, prescaled GPTA module clock, DCM clock, compensated or uncompensated PLL clock.
  - $-f_{GPTA}/2$  maximum input signal frequency in Filter Modes
- Phase Discriminator Logic (PDL)
  - Two independent units
  - Two operating modes (2- and 3- sensor signals)



- $f_{\rm GPTA}/4$  maximum input signal frequency in 2-sensor Mode,  $f_{\rm GPTA}/6$  maximum input signal frequency in 3-sensor Mode
- Duty Cycle Measurement (DCM)
  - Four independent units
  - 0 100% margin and time-out handling
  - $-f_{GPTA}$  maximum resolution
  - $-f_{GPTA}/2$  maximum input signal frequency
- Digital Phase Locked Loop (PLL)
  - One unit
  - Arbitrary multiplication factor between 1 and 65535
  - f<sub>GPTA</sub> maximum resolution
  - $-f_{GPTA}/2$  maximum input signal frequency
- Clock Distribution Unit (CDU)
  - One unit
  - Provides nine clock output signals:  $f_{\rm GPTA}$ , divided  $f_{\rm GPTA}$  clocks, FPC1/FPC4 outputs, DCM clock, LTC prescaler clock

### Signal Generation Unit

- Global Timers (GT)
  - Two independent units
  - Two operating modes (Free-Running Timer and Reload Timer)
  - 24-bit data width
  - $-f_{GPTA}$  maximum resolution
  - $-f_{GPTA}/2$  maximum input signal frequency
- Global Timer Cell (GTC)
  - 32 units related to the Global Timers
  - Two operating modes (Capture, Compare and Capture after Compare)
  - 24-bit data width
  - $-f_{GPTA}$  maximum resolution
  - $-f_{\mathrm{GPTA}}$ /2 maximum input signal frequency
- Local Timer Cell (LTC)
  - 64 independent units
  - Three basic operating modes (Timer, Capture and Compare) for 63 units
  - Special compare modes for one unit
  - 16-bit data width
  - f<sub>GPTA</sub> maximum resolution
  - f<sub>GPTA</sub>/2 maximum input signal frequency

### **Interrupt Sharing Unit**

143 interrupt sources, generating up to 46 service requests



## **On-chip Trigger Unit**

• 16 on-chip trigger signals

## I/O Sharing Unit

 Interconnecting inputs and outputs from internal clocks, FPC, GTC, LTC, ports, and MSC interface



## 2.4.7 Analog-to-Digital Converters

The TC1767 includes two Analog to Digital Converter modules (ADC0, ADC1) and one Fast Analog to Digital Converter (FADC).

### 2.4.7.1 ADC Block Diagram

The analog to digital converter module (ADC) allows the conversion of analog input values into discrete digital values based on the successive approximation method.

This module contains 2 independent kernels (ADC0, ADC1) that can operate autonomously or can be synchronized to each other. An ADC kernel is a unit used to convert an analog input signal (done by an analog part) and provides means for triggering conversions, data handling and storage (done by a digital part).




Figure 12 ADC Module with two ADC Kernels

## Features of the analog part of each ADC kernel:

- Input voltage range from 0V to analog supply voltage
- Analog supply voltage range from 3.3 V to 5 V (single supply)
   (5V nominal supply voltage, performance degradation accepted for lower voltages)
- Input multiplexer width of 16 possible analog input channels (not all of them are necessarily available on pins)
- V<sub>AREF</sub> and 1 alternative reference input at channel 0
- Programmable sample time (in periods of f<sub>ΔDCI</sub>)
- Wide range of accepted analog clock frequencies f<sub>ADCI</sub>



- Multiplexer test mode (channel 7 input can be connected to ground via a resistor for test purposes during run time by specific control bit)
- Power saving mechanisms

### Features of the digital part of each ADC kernel:

- Independent result registers (16 independent registers)
- 5 conversion request sources (e.g. for external events, auto-scan, programmable sequence, etc.)
- Synchronization of the ADC kernels for concurrent conversion starts
- Control an external analog multiplexer, respecting the additional set up time
- Programmable sampling times for different channels
- Possibility to cancel running conversions on demand with automatic restart
- Flexible interrupt generation (possibility of DMA support)
- · Limit checking to reduce interrupt load
- Programmable data reduction filter by adding conversion results
- Support of conversion data FIFO
- Support of suspend and power down modes
- Individually programmable reference selection for each channel (with exception of dedicated channels always referring to V<sub>ARFF</sub>)



## 2.4.7.2 FADC Short Description

#### **General Features**

- Extreme fast conversion, 21 cycles of  $f_{FADC}$  clock (262.5 ns @  $f_{FADC}$  = 80 MHz)
- 10-bit A/D conversion (higher resolution can be achieved by averaging of consecutive conversions in digital data reduction filter)
- Successive approximation conversion method
- Each differential input channel can also be used as single-ended input
- · Offset calibration support for each channel
- Programmable gain of 1, 2, 4, or 8 for each channel
- Free-running (Channel Timers) or triggered conversion modes
- Trigger and gating control for external signals
- Built-in Channel Timers for internal triggering
- Channel timer request periods independently selectable for each channel
- Selectable, programmable digital anti-aliasing and data reduction filter block with four independent filter units




Figure 13 Block Diagram of the FADC Module with 4 Input Channels

As shown in **Figure 13**, the main FADC functional blocks are:

An Input Structure containing the differential inputs and impedance control.



- An A/D Converter Stage responsible for the analog-to-digital conversion including an input multiplexer to select between the channel amplifiers
- A Data Reduction Unit containing programmable anti-aliasing and data reduction filters
- A Channel Trigger Control block determining the trigger and gating conditions for the FADC channels
- A Channel Timer for each channel to independently trigger the conversions
- An A/D Control block responsible for the overall FADC functionality

### **FADC Power Supply and References**

The FADC module is supplied by the following power supply and reference voltage lines:

- $V_{DDMF}$  /  $V_{SSMF}$ : FADC Analog Channel Amplifier Power Supply (3.3 V)
- V<sub>DDIF</sub> / V<sub>SSMF</sub>: FADC Analog Input Stage Power Supply (3.3 5 V), the V<sub>DDIF</sub> supply does not appear as supply pin, because it is internally connected to the V<sub>DDM</sub> supply of the ADC that is sharing the FADC input pins.
- V<sub>DDAF</sub> / V<sub>SSAF</sub>: FADC Analog Part Power Supply (1.5 V), to be fed in externally
- V<sub>EAREE</sub> / V<sub>EAGND</sub>: FADC Reference Voltage (3.3 V max.) and FADC Reference Ground

#### **Input Structure**

The input structure of the FADC in the TC1767 contains:

- A differential analog input stage for each input channel to select the input impedance (differential or single-ended measurement) and to decouple the FADC input signal from the pins.
- A channel amplifier for each input channel with a settling time (about 5µs) when changing the characteristics of an input stage (changing between unused, differential, single-ended N, or single-ended P mode).






Figure 14 FADC Input Structure in TC1767

# 2.5 On-Chip Debug Support (OCDS)

The TC1767 contains resources for different kinds of "debugging", covering needs from software development to real-time-tuning. These resources are either embedded in specific modules (e.g. breakpoint logic of the TriCore) or part of a central peripheral (known as CERBERUS).

# 2.5.1 On-Chip Debug Support

The classic software debug approach (start/stop, single-stepping) is supported by several features labelled "OCDS Level 1":

- Run/stop and single-step execution independently for TriCore and PCP.
- Means to request all kinds of reset without usage of sideband pins.
- Halt-after-Reset for repeatable debug sessions.



- Different Boot modes to use application software not yet programmed to the Flash.
- A total of four hardware breakpoints for the TriCore based on instruction address, data address or combination of both.
- Unlimited number of software breakpoints (DEBUG instruction) for TriCore and PCP.
- Debug event generated by access to a specific address via the system peripheral bus.
- Tool access to all SFRs and internal memories independent of the Cores.
- Two central Break Switches to collect debug events from all modules (TriCore, PCP, DMA, BCU, break input pins) and distribute them selectively to breakable modules (TriCore, PCP, break output pins).
- Central Suspend Switch to suspend parts of the system (TriCore, PCP, Peripherals) instead if breaking them as reaction to a debug event.
- Dedicated interrupt resources to handle debug events inside TriCore (breakpoint trap, software interrupt) and Cerberus (can trigger PCP), e.g. for implementing Monitor programs.
- Access to all OCDS Level 1 resources also for TriCore and PCP themselvesitself for debug tools integrated into the application code.
- Triggered Transfer of data in response to a debug event; if target is programmed to be a device interface simple variable tracing can be done.

Additionally, in depth performance analysis and profiling support is provided by the Emulation Device through MCDS Event Counters driven by a variety of trigger signals (e.g. cache hit, wait state, interrupt accepted).

#### 2.5.2 Real Time Trace

For detailed tracing of the system's behavior a pin-compatible Emulation Device is available. 1)

# 2.5.3 Calibration Support

Two main use cases are catered for by resources in addition the OCDS Level 1 infrastructure: Overlay of non-volatile on-chip memory and non-intrusive signaling:

- 8 KB SRAM for Overlay.
- Can be split into up to 16 blocks which can overlay independent regions of on-chip Data Flash.
- Changing the configuration is triggered by a single SFR access to maintain consistency.
- Overlay configuration switch does not require the TriCore to be stopped or suspended.

<sup>1)</sup> The OCDS L2 interface of AudoNG is not available.



- Invalidation of the Data Cache (maintaining write-back data) can be done concurrently with the same SFR.
- 256 KB additional Overlay RAM on Emulation Device.
- The 256 KB Trace memory of the Emulation Device can optionally be used for Overlay also.
- A dedicated trigger SFR with 32 independent status bits is provided to centrally post requests from application code to the host computer.
- The host is notified automatically when the trigger SFR is updated by the TriCore or PCP. No polling via a system bus is required.

#### 2.5.4 Tool Interfaces

Three options exist for the communication channel between Tools (e.g. Debugger, Calibration Tool) and TC1767:

- Two wire DAP (Device Access Port) protocol for long connections or noisy environments.
- Four (or five) wire JTAG (IEEE 1149.1) for standardized manufacturing tests.
- CAN (plus software linked into the application code) for low bandwidth deeply embedded purposes.
- DAP and JTAG are clocked by the tool.
- Bit clock up to 40 MHz for JTAG, up to 80 MHz for DAP.
- Hot attach (i.e. physical disconnect/reconnect of the host connection without reset of the TC1767) for all interfaces.
- Infineon standard DAS (Device Access Server) implementation for seamless, transparent tool access over any supported interface.
- Lock mechanism to prevent unauthorized tool access to critical application code.

# 2.5.5 Self-Test Support

Some manufacturing tests can be invoked by the application (e.g. after power-on) if needed:

Hardware-accelerated checksum calculation (e.g. for Flash content).

# 2.5.6 FAR Support

To efficiently locate and identify faults after integration of a TC1767 into a system special functions are available:

- Boundary Scan (IEEE 1149.1) via JTAG and DAP.
- SSCM (Single Scan Chain Mode<sup>1)</sup>) for structural scan testing of the chip itself.

<sup>1)</sup> This function requires access to some device pins (e.g. TESTMODE) in addition to those needed for OCDS.

# 3 Pinning

### 3.1 TC1767 Pin Definition and Functions

Figure 15 shows the Logic Symbol of the device.




Figure 15 TC1767 Logic Symbol for the package variant PG-LQFP-176-5.



### 3.1.1 TC1767 Pin Configuration: PG-LQFP-176-5

This chapter shows the pin configuration of the package variant PG-LQFP-176-5<sup>1)</sup>.




Figure 16 TC1767 Pinning for PG-LQFP-176-5

TC1767 ED: PG-LQFP-176-6



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package <sup>1)</sup> )  Pin Symbol Ctrl. Type Function							
Pin	Symbol	Ctrl.	Type	Function			
Port (	0						
145	P0.0	I/O0	A1/	Port 0 General Purpose I/O Line 0			
	IN0	I	PU	GPTA0 Input 0			
	IN0	I		LTCA2 Input 0			
	HWCFG0	I		Hardware Configuration Input 0			
	OUT0	O1		GPTA0 Output 0			
	OUT56	O2		GPTA0 Output 56			
	OUT0	O3		LTCA2 Output 0			
146	P0.1	I/O0	A1/	Port 0 General Purpose I/O Line 1			
	IN1	I	PU	GPTA0 Input 1			
	IN1	1		LTCA2 Input 1			
	HWCFG1	I		Hardware Configuration Input 1			
	OUT1	01		GPTA0 Output 1			
	OUT57	O2		GPTA0 Output 57			
	OUT1	О3		LTCA2 Output 1			
147	P0.2	I/O0	A1/	Port 0 General Purpose I/O Line 2			
	IN2	I	PU	GPTA0 Input 2			
	IN2	I		LTCA2 Input 2			
	HWCFG2	I		Hardware Configuration Input 2			
	OUT2	01		GPTA0 Output 2			
	OUT58	02		GPTA0 Output 58			
	OUT2	O3		LTCA2 Output 2			
148	P0.3	I/O0	A1/	Port 0 General Purpose I/O Line 3			
	IN3	I	PU	GPTA0 Input 3			
	IN3	I		LTCA2 Input 3			
	HWCFG3	I		Hardware Configuration Input 3			
	OUT3	O1		GPTA0 Output 3			
	OUT59	02		GPTA0 Output 59			
	OUT3	О3	1	LTCA2 Output 3			



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
166	P0.4	I/O0	A1/	Port 0 General Purpose I/O Line 4
	IN4	I	PU	GPTA0 Input 4
	IN4	I		LTCA2 Input 4
	HWCFG4	I		Hardware Configuration Input 4
	OUT4	01		GPTA0 Output 4
	OUT60	O2		GPTA0 Output 60
	OUT4	О3		LTCA2 Output 4
167	P0.5	I/O0	A1/	Port 0 General Purpose I/O Line 5
	IN5	I	PU	GPTA0 Input 5
	IN5	I		LTCA2 Input 5
	HWCFG5	I		Hardware Configuration Input 5
	OUT5	01		GPTA0 Output 5
	OUT61	O2		GPTA0 Output 61
	OUT5	О3		LTCA2 Output 5
173	P0.6	I/O0	A1/	Port 0 General Purpose I/O Line 6
	IN6	I	PU	GPTA0 Input 6
	IN6	I		LTCA2 Input 6
	HWCFG6	I		Hardware Configuration Input 6
	REQ2	I		External Request Input 2
	OUT6	O1		GPTA0 Output 6
	OUT62	O2		GPTA0 Output 62
	OUT6	О3		LTCA2 Output 6
174	P0.7	I/O0	A1/	Port 0 General Purpose I/O Line 7
	IN7	I	PU	GPTA0 Input 7
	IN7	I		LTCA2 Input 7
	HWCFG7	1		Hardware Configuration Input 7
	REQ3	I		External Request Input 3
	OUT7	01		GPTA0 Output 7
	OUT63	02		GPTA0 Output 63
	OUT7	О3		LTCA2 Output 7



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
149	P0.8	I/O0	A1/	Port 0 General Purpose I/O Line 8
	IN8	I	PU	GPTA0 Input 8
	IN8	I		LTCA2 Input 8
	OUT8	01		GPTA0 Output 8
	OUT64	O2		GPTA0 Output 64
	OUT8	О3		LTCA2 Output 8
150	P0.9	I/O0	A1/	Port 0 General Purpose I/O Line 9
	IN9	I	PU	GPTA0 Input 9
	IN9	I		LTCA2 Input 9
	OUT9	01		GPTA0 Output 9
	OUT65	O2		GPTA0 Output 65
	OUT9	О3		LTCA2 Output 9
151	P0.10	I/O0	A1/	Port 0 General Purpose I/O Line 10
	IN10	I	PU	GPTA0 Input 10
	OUT10	01		GPTA0 Output 10
	OUT66	O2		GPTA0 Output 66
	OUT10	О3		LTCA2 Output 10
152	P0.11	I/O0	A1/	Port 0 General Purpose I/O Line 11
	IN11	I	PU	GPTA0 Input 11
	OUT11	01		GPTA0 Output 11
	OUT67	O2		GPTA0 Output 67
	OUT11	О3		LTCA2 Output 11
168	P0.12	I/O0	A1/	Port 0 General Purpose I/O Line 12
	IN12	I	PU	GPTA0 Input 12
	OUT12	01		GPTA0 Output 12
	OUT68	O2		GPTA0 Output 68
	OUT12	О3		LTCA2 Output 12



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
169	P0.13	I/O0	A1/	Port 0 General Purpose I/O Line 13
	IN13	I	PU	GPTA0 Input 13
	OUT13	01		GPTA0 Output 13
	OUT69	O2		GPTA0 Output 69
	OUT13	О3		LTCA2 Output 13
175	P0.14	I/O0	A1/	Port 0 General Purpose I/O Line 14
	IN14	1	PU	GPTA0 Input 14
	REQ4	I		External Request Input 4
	OUT14	01		GPTA0 Output 14
	OUT70	02		GPTA0 Output 70
	OUT14	O3		LTCA2 Output 14
176	P0.15	I/O0	A1/	Port 0 General Purpose I/O Line 15
	IN15	I	PU	GPTA0 Input 15
	REQ5	I		External Request Input 5
	OUT15	O1		GPTA0 Output 15
	OUT71	O2		GPTA0 Output 71
	OUT15	О3		LTCA2 Output 15
Port	1			
116	P1.0	I/O0	A2/	Port 1 General Purpose I/O Line 0
	IN16	I	PU	GPTA0 Input 16
	BRKIN	I		Break Input
	OUT16	O1		GPTA0 Output 16
	OUT72	O2		GPTA0 Output 72
	OUT16	O3		LTCA2 Output 16
	BRKOUT	0		Break Output (controlled by OCDS module)
119	P1.1	I/O0	A1/	Port 1 General Purpose I/O Line 1
	IN17	I	PU	GPTA0 Input 17
	OUT17	01		GPTA0 Output 17
	OUT73	02		GPTA0 Output 73
	OUT17	О3		LTCA2 Output 17



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
93	P1.2	I/O0	A1/	Port 1 General Purpose I/O Line 2
	IN18	I	PU	GPTA0 Input 18
	OUT18	01		GPTA0 Output 18
	OUT74	02		GPTA0 Output 74
	OUT18	О3		LTCA2 Output 18
98	P1.3	I/O0	A1/	Port 1 General Purpose I/O Line 3
	IN19	I	PU	GPTA0 Input 19
	IN19	I		LTCA2 Input 19
	OUT19	01		GPTA0 Output 19
	OUT75	O2		GPTA0 Output 75
	OUT19	О3		LTCA2 Output 19
107	P1.4	I/O0	A1/	Port 1 General Purpose I/O Line 4
	IN20	I	PU	GPTA0 Input 20
	IN20	I		LTCA2 Input 20
	EMGSTOP	I		Emergency Stop Input
	OUT20	01		GPTA0 Output 20
	OUT76	02		GPTA0 Output 76
	OUT20	О3		LTCA2 Output 20
108	P1.5	I/O0	A1/	Port 1 General Purpose I/O Line 35
	IN21	I	PU	GPTA0 Input 21
	IN21	I		LTCA2 Input 21
	OUT21	01		GPTA0 Output 21
	OUT77	02		GPTA0 Output 77
	OUT21	О3		LTCA2 Output 21
109	P1.6	I/O0	A1/	Port 1 General Purpose I/O Line 6
	IN22	I	PU	GPTA0 Input 22
	IN22	I		LTCA2 Input 22
	OUT22	01		GPTA0 Output 22
	OUT78	02		GPTA0 Output 78
	OUT22	О3		LTCA2 Output 22



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
110	P1.7	I/O0	A1/	Port 1 General Purpose I/O Line 7
	IN23	I	PU	GPTA0 Input 23
	IN23	I		LTCA2 Input 23
	OUT23	01		GPTA0 Output 23
	OUT79	O2		GPTA0 Output 79
	OUT23	О3		LTCA2 Output 23
94	P1.8	I/O0	A2/	Port 1 General Purpose I/O Line 8
	IN24	I	PU	GPTA0 Input 24
	IN48	I		GPTA0 Input 48
	MTSR1B	I		SSC1 Slave Receive Input B (Slave Mode)
	OUT24	01		GPTA0 Output 24
	OUT48	O2		GPTA0 Output 48
	MTSR1B	О3		SSC1 Master Transmit Output B (Master Mode)
95	P1.9	I/O0	A2/	Port 1 General Purpose I/O Line 9
	IN25	I	PU	GPTA0 Input 25
	IN49	I		GPTA0 Input 49
	MRST1B	I		SSC1 Master Receive Input B (Master Mode)
	OUT25	01		GPTA0 Output 25
	OUT49	O2		GPTA0 Output 49
	MRST1B	О3		SSC1 Slave Transmit Output B (Slave Mode)
96	P1.10	I/O0	A2/	Port 1 General Purpose I/O Line 10
	IN26	I	PU	GPTA0 Input 26
	IN50	I		GPTA0 Input 50
	OUT26	01		GPTA0 Output 26
	OUT50	O2		GPTA0 Output 50
	SLSO17	О3		SSC1 Slave Select Output 7



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
97	P1.11	I/O0	A2/	Port 1 General Purpose I/O Line 11
	IN27	I	PU	GPTA0 Input 27
	IN51	I		GPTA0 Input 51
	SCLK1B	I		SSC1 Clock Input B
	OUT27	01		GPTA0 Output 27
	OUT51	02		GPTA0 Output 51
	SCLK1B	О3		SSC1 Clock Output B
73	P1.12	I/O0	A1/	Port 1 General Purpose I/O Line 12
	IN16	I	PU	LTCA2 Input 16
	AD0EMUX0	01		ADC0 External Multiplexer Control Output 0
	AD0EMUX0	02		ADC0 External Multiplexer Control Output 0
	OUT16	О3		LTCA2 Output 16
72	P1.13	I/O0	A1/	Port 1 General Purpose I/O Line 13
	IN17	I	PU	LTCA2 Input 17
	AD0EMUX1	01		ADC0 External Multiplexer Control Output 1
	AD0EMUX1	02		ADC0 External Multiplexer Control Output 1
	OUT17	О3		LTCA2 Output 17
71	P1.14	I/O0	A1/	Port 1 General Purpose I/O Line 14
	IN18	I	PU	LTCA2 Input 18
	AD0EMUX2	01		ADC0 External Multiplexer Control Output 2
	AD0EMUX2	O2		ADC0 External Multiplexer Control Output 2
	OUT18	О3		LTCA2 Output 18
117	P1.15	I/O0	A2/	Port 1 General Purpose I/O Line 15
	BRKIN	I	PU	Break Input
	Reserved	01		-
	Reserved	O2		-
	Reserved	О3		-
	BRKOUT	0		Break Output (controlled by OCDS module)



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
74	P2.0	I/O0	A2/	Port 2 General Purpose I/O Line 0
	IN32	I	PU	GPTA0 Input 32
	OUT32	01		GPTA0 Output 32
	TCLK0	02		MLI0 Transmitter Clock Output 0
	OUT28	О3		LTCA2 Output 28
75	P2.1	I/O0	A2/	Port 2 General Purpose I/O Line 1
	IN33	I	PU	GPTA0 Input 33
	TREADY0A	I		MLI0 Transmitter Ready Input A
	OUT33	01		GPTA0 Output 33
	SLSO03	02		SSC0 Slave Select Output Line 3
	SLSO13	О3		SSC1 Slave Select Output Line 3
76	P2.2	I/O0	A2/	Port 2 General Purpose I/O Line 2
	IN34	I	PU	GPTA0 Input 34
	OUT34	01		GPTA0 Output 34
	TVALID0	02		MLI0 Transmitter Valid Output
	OUT29	О3		LTCA2 Output 29
77	P2.3	I/O0	A2/	Port 2 General Purpose I/O Line 3
	IN35	I	PU	GPTA0 Input 35
	OUT35	01		GPTA0 Output 35
	TDATA0	02		MLI0 Transmitter Data Output
	OUT30	О3		LTCA2 Output 30
78	P2.4	I/O0	A2/	Port 2 General Purpose I/O Line 4
	IN36	I	PU	GPTA0 Input 36
	RCLK0A	I		MLI Receiver Clock Input A
	OUT36	01		GPTA0 Output 36
	OUT36	02		GPTA0 Output 36
	OUT31	О3		LTCA2 Output 31
	<u> </u>			



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
79	P2.5	I/O0	A2/	Port 2 General Purpose I/O Line 5
	IN37	I	PU	GPTA0 Input 37
	OUT37	01		GPTA0 Output 37
	RREADY0A	O2		MLI0 Receiver Ready Output A
	OUT110	О3		LTCA2 Output 110
80	P2.6	I/O0	A2/	Port 2 General Purpose I/O Line 6
	IN38	I	PU	GPTA0 Input 38
	RVALID0A	I		MLI Receiver Valid Input A
	OUT38	01		GPTA0 Output 38
	OUT38	O2		GPTA0 Output 38
	OUT111	О3		LTCA2 Output 111
81	P2.7	I/O0	A2/ PU	Port 2 General Purpose I/O Line 7
	IN39	I		GPTA0 Input 39
	RDATA0A	I		MLI Receiver Data Input A
	OUT39	01		GPTA0 Output 39
	OUT39	02		GPTA0 Output 39
	Reserved	О3		-
164	P2.8	I/O0	A2/	Port 2 General Purpose I/O Line 8
	SLSO04	01	PU	SSC0 Slave Select Output 4
	SLSO14	02		SSC1 Slave Select Output 4
	EN00	O3		MSC0 Enable Output 0
160	P2.9	I/O0	A2/	Port 2 General Purpose I/O Line 9
	SLSO05	01	PU	SSC0 Slave Select Output 5
	SLSO15	O2		SSC1 Slave Select Output 5
	EN01	О3		MSC0 Enable Output 1



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
161	P2.10	I/O0	A2/	Port 2 General Purpose I/O Line 10
	MRST1A	I	PU	SSC1 Master Receive Input A
	IN10	I		LTCA2 Input 10
	MRST1A	01		SSC1 Slave Transmit Output
	OUT0	02		LTCA2 Output 0
	Reserved	О3		-
162	P2.11	I/O0	A2/	Port 2 General Purpose I/O Line 11
	SCLK1A	I	PU	SSC1 Clock Input A
	IN11	I		LTCA2 Input 11
	SCLK1A	01		SSC1 Clock Output A
	OUT1	O2		LTCA2 Output 1
	FCLP0B	О3		MSC0 Clock Output Positive B
163	P2.12	I/O0	A2/	Port 2 General Purpose I/O Line 12
	MTSR1A	I	PU	SSC1 Slave Receive Input A
	IN12	I		LTCA2 Input 12
	MTSR1A	01		SSC1 Master Transmit Output A
	OUT2	O2		LTCA2 Output 2
	SOP0B	О3		MSC0 Serial Data Output Positive B
165	P2.13	I/O0	A1/	Port 2 General Purpose I/O Line 13
	SLSI11	I	PU	SSC1 Slave Select Input 1
	SDI0	I		MSC0 Serial Data Input
	IN13	I		LTCA2 Input 13
	OUT3	01		LTCA2 Output 3
	Reserved	02		-
	Reserved	O3		-

Port 3



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

136	P3.0			Function
	P3.0	I/O0	A1/	Port 3 General Purpose I/O Line 0
	RXD0A	I	PU	ASC0 Receiver Input A (Async. & Sync. Mode)
	RXD0A	01		ASC0 Output (Sync. Mode)
	RXD0A	O2	•	ASC0 Output (Sync. Mode)
	OUT84	О3		GPTA0 Output 84
135	P3.1	I/O0	A1/	Port 3 General Purpose I/O Line 1
	TXD0	01	PU	ASC0 Output
	TXD0	O2		ASC0 Output
	OUT85	О3		GPTA0 Output 85
129	P3.2	I/O0	A2/	Port 3 General Purpose I/O Line 2
	SCLK0	I	PU	SSC0 Clock Input (Slave Mode)
	SCLK0	01		SSC0 Clock Output (Master Mode)
	SCLK0	O2		SSC0 Clock Input (Master Mode)
	OUT86	О3		GPTA0 Output 86
130	P3.3	I/O0	A2/	Port 3 General Purpose I/O Line 3
	MRST0	I	PU	SSC0 Master Receive Input (Master Mode)
	MRST0	01		SSC0 Slave Transmit Output (Slave Mode)
	MRST0	O2		SSC0 Slave Transmit Output (Slave Mode)
	OUT87	О3		GPTA0 Output 87
132	P3.4	I/O0	A2/	Port 3 General Purpose I/O Line 4
	MTSR0	I	PU	SSC0 Slave Receive Input (Slave Mode)
	MTSR0	01		SSC0 Master Transmit Output (Master Mode)
	MTSR0	O2		SSC0 Master Transmit Output (Master Mode)
	OUT88	О3		GPTA0 Output 88
126	P3.5	I/O0	A2/	Port 3 General Purpose I/O Line 5
	SLSO00	01	PU	SSC0 Slave Select Output 0
	SLSO10	O2		SSC1 Slave Select Output 0
	SLSOANDO0	О3		SSC0 AND SSC1 Slave Select Output 0



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
127	P3.6	I/O0	A2/	Port 3 General Purpose I/O Line 6
	SLSO01	O1	PU	SSC0 Slave Select Output 1
	SLSO11	O2		SSC1 Slave Select Output 1
	SLSOANDO1	О3		SSC0 AND SSC1 Slave Select Output 1
131	P3.7	I/O0	A2/	Port 3 General Purpose I/O Line 7
	SLSI01	I	PU	SSC0 Slave Select Input 1
	SLSO02	01		SSC0 Slave Select Output 2
	SLSO12	O2		SSC1 Slave Select Output 2
	OUT89	О3		GPTA0 Output 89
128	P3.8	I/O0	A2/	Port 3 General Purpose I/O Line 8
	SLSO06	01	PU	SSC0 Slave Select Output 6
	TXD1	O2		ASC1 Transmit Output
	OUT90	О3		GPTA0 Output 90
138	P3.9	I/O0	A1/	Port 3 General Purpose I/O Line 9
	RXD1A	I	PU	ASC1 Receiver Input A
	RXD1A	01		ASC1 Receiver Output A (Synchronous Mode)
	RXD1A	O2		ASC1 Receiver Output A (Synchronous Mode)
	OUT91	О3		GPTA0 Output 91
137	P3.10	I/O0	A1/	Port 3 General Purpose I/O Line 10
	REQ0	I	PU	External Request Input 0
	Reserved	01		-
	Reserved	O2		-
	OUT92	О3		GPTA0 Output 92
144	P3.11	I/O0	A1/	Port 3 General Purpose I/O Line 11
	REQ1	I	PU	External Request Input 1
	Reserved	01		-
	Reserved	O2		-
	OUT93	О3		GPTA0 Output 93



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin				Function
	Symbol	Ctrl.	Type	
143	P3.12	I/O0	A1/ PU	Port 3 General Purpose I/O Line 12
	RXDCAN0	I	FU	CAN Node 0 Receiver Input
	RXD0B	I		ASC0 Receiver Input B
	RXD0B	01		ASC0 Receiver Output B (Synchronous Mode)
	RXD0B	O2		ASC0 Receiver Output B (Synchronous Mode)
	OUT94	О3		GPTA0 Output 94
142	P3.13	I/O0	A2/	Port 3 General Purpose I/O Line 13
	TXDCAN0	01	PU	CAN Node 0 Transmitter Output
	TXD0	O2		ASC0 Transmit Output
	OUT95	О3		GPTA0 Output 95
134	P3.14	I/O0	A1/	Port 3 General Purpose I/O Line 14
	RXDCAN1	I	PU	CAN Node 1 Receiver Input
	RXD1B	I		ASC1 Receiver Input B
	RXD1B	01		ASC1 Receiver Output B (Synchronous Mode)
	RXD1B	O2		ASC1 Receiver Output B (Synchronous Mode)
	OUT96	О3		GPTA0 Output 96
133	P3.15	I/O0	A2/	Port 3 General Purpose I/O Line 15
	TXDCAN1	01	PU	CAN Node 1 Transmitter Output
	TXD1	O2		ASC1 Transmit Output
	OUT97	О3		GPTA0 Output 97
Port	4		<u>'</u>	
86	P4.0	I/O0	A1/	Port 4 General Purpose I/O Line 0
	IN28	I	PU	GPTA0 Input 28
	IN52	I		GPTA0 Input 52
	OUT28	01		GPTA0 Output 28
	OUT52	O2		GPTA0 Output 52
	Reserved	О3		-



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
87	P4.1	I/O0	A1/ PU	Port 4 General Purpose I/O Line 1
	IN29	I		GPTA0 Input 29
	IN53	I		GPTA0 Input 53
	OUT29	01		GPTA0 Output 29
	OUT53	02		GPTA0 Output 53
	Reserved	О3		-
88	P4.2	I/O0	A2/ PU	Port 4 General Purpose I/O Line 2
	IN30	I		GPTA0 Input 30
	IN54	I		GPTA0 Input 54
	OUT30	01		GPTA0 Output 30
	OUT54	02	-	GPTA0 Output 54
	EXTCLK1	О3		External Clock 1 Output
90	P4.3	I/O0	A2/ PU	Port 4 General Purpose I/O Line 3
	IN31	I		GPTA0 Input 31
	IN55	I		GPTA0 Input 55
	OUT31	01		GPTA0 Output 31
	OUT55	O2		GPTA0 Output 55
	EXTCLK0	О3		External Clock 0 Output
Port	5			
1	P5.0	I/O0	A1/ PU	Port 5 General Purpose I/O Line 0
	IN40	I		GPTA0 Input 40
	IN26	1		LTCA2 Input 26
	OUT40	01		GPTA0 Output 40
	OUT8	02		LTCA2 Output 8
	Reserved	О3		-



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
2	P5.1	I/O0	A1/ PU	Port 5 General Purpose I/O Line 1
	IN41	I		GPTA0 Input 41
	IN27	I		LTCA2 Input 27
	OUT41	01		GPTA0 Output 41
	OUT9	O2		LTCA2 Output 9
	Reserved	О3		-
3	P5.2	I/O0	A1/	Port 5 General Purpose I/O Line 2
	IN42	I	PU	GPTA0 Input 42
	IN28	I		LTCA2 Input 28
	OUT42	01		GPTA0 Output 42
	OUT10	O2		LTCA2 Output 10
	Reserved	О3		-
4	P5.3	I/O0	A1/	Port 5 General Purpose I/O Line 3
	IN43	I	PU	GPTA0 Input 43
	OUT43	01		GPTA0 Output 43
	OUT11	O2		LTCA2 Output 11
	Reserved	О3		-
5	P5.4	I/O0	A1/	Port 5 General Purpose I/O Line 4
	IN44	I	PU	GPTA0 Input 44
	IN29	I		LTCA2 Input 29
	OUT44	01		GPTA0 Output 44
	OUT12	O2		LTCA2 Output 12
	Reserved	О3		-
6	P5.5	I/O0	A1/ PU	Port 5 General Purpose I/O Line 5
	IN45	I		GPTA0 Input 45
	IN30	I		LTCA2 Input 30
	OUT45	01		GPTA0 Output 45
	OUT13	O2		LTCA2 Output 13
	Reserved	О3		-



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
7	P5.6	I/O0	A1/	Port 5 General Purpose I/O Line 6
	IN46	I	PU	GPTA0 Input 46
	IN31	I		LTCA2 Input 31
	OUT46	01		GPTA0 Output 46
	OUT14	O2		LTCA2 Output 14
	Reserved	О3		-
8	P5.7	I/O0	A1/	Port 5 General Purpose I/O Line 7
	IN47	I	PU	GPTA0 Input 47
	OUT47	01		GPTA0 Output 47
	OUT15	O2		LTCA2 Output 15
	Reserved	О3		-
13	P5.8	I/O0	A2/	Port 5 General Purpose I/O Line 8
	RDATA0B	I	PU	MLI0 Receiver Data Input B
	Reserved	01		-
	Reserved	O2		-
	OUT89	O3		LTCA2 Output 89
14	P5.9	I/O0	A2/	Port 5 General Purpose I/O Line 9
	RVALID0B	I	PU	MLI0 Receiver Data Valid Input B
	Reserved	01		-
	Reserved	O2		-
	OUT90	О3		LTCA2 Output 90
15	P5.10	I/O0	A2/	Port 5 General Purpose I/O Line 10
	RREADY0B	01	PU	MLI0 Receiver Ready Input B
	Reserved	O2		-
	OUT91	О3		LTCA2 Output 91
16	P5.11	I/O0	A2/	Port 5 General Purpose I/O Line 11
	RCLK0B	I	PU	MLI0 Receiver Clock Input B
	Reserved	01		-
	Reserved	O2		-
	OUT92	О3		LTCA2 Output 92



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function
17	P5.12	I/O0	A2/	Port 5 General Purpose I/O Line 12
	TDATA0	01	PU	MLI0 Transmitter Data Output
	SLSO07	02		SSC0 Slave Select Output 7
	OUT93	О3		LTCA2 Output 93
18	P5.13	I/O0	A2/	Port 5 General Purpose I/O Line 13
	TVALID0B	01	PU	MLI0 Transmitter Valid Input B
	SLSO16	02		SSC1 Slave Select Output 6
	Reserved	О3		-
19	P5.14	I/O0	A2/	Port 5 General Purpose I/O Line 14
	TREADY0B	I	PU	MLI0 Transmitter Ready Input B
	Reserved	01		-
	Reserved	02		-
	OUT94	О3		LTCA2 Output 94
9	P5.15	I/O0	A2/	Port 5 General Purpose I/O Line 15
	TCLK0	01	PU	MLI0 Transmitter Clock Output
	Reserved	02		-
	OUT95	О3		LTCA2 Output 95
Port	6			
156	P6.0	I/O0	A1/	Port 6 General Purpose I/O Line 0
	IN14	I	F/ PU	LTCA2 Input 14
	FCLN0	01	PU	MSC0 Clock Output Negative
	OUT80	O2		GPTA0 Output 80
	OUT4	О3		LTCA2 Output 4
157	P6.1	I/O0	A1/	Port 6 General Purpose I/O Line 1
	IN15	I	F/	LTCA2 Input 15
	FCLP0A	01	PU	MSC0 Clock Output Positive A
	OUT81	O2		GPTA0 Output 81
	OUT5	О3		LTCA2 Output 5
	+			+



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Table	e 4 Pin De	finition	is and	Functions (PG-LQFP-176-5 Package <sup>17</sup> ) (cont'd)			
Pin	Symbol	Ctrl.	Type	Function			
158	P6.2	I/O0	A1/	Port 6 General Purpose I/O Line 2			
	IN24	I	F/ PU	LTCA2 Input 24			
	SON0	01	PU	MSC0 Serial Data Output Negative			
	OUT82	O2		GPTA0 Output 82			
	OUT6	О3		LTCA2 Output 6			
159	P6.3	I/O0	A1/	Port 6 General Purpose I/O Line 3			
	IN25	I	F/	LTCA2 Input 25			
	SOP0A	01	PU	MSC0 Serial Data Output Positive A			
	OUT83	O2		GPTA0 Output 83			
	OUT7	О3		LTCA2 Output 7			
Anal	og Input Port	•					
67	AN0	I	D	Analog Input 0			
66	AN1	I	D	Analog Input 1			
65	AN2	I	D	Analog Input 2			
64	AN3	I	D	Analog Input 3			
63	AN4	I	D	Analog Input 4			
62	AN5	I	D	Analog Input 5			
61	AN6	I	D	Analog Input 6			
36	AN7	I	D	Analog Input 7			
60	AN8	I	D	Analog Input 8			
59	AN9	I	D	Analog Input 9			
58	AN10	I	D	Analog Input 10			
57	AN11	I	D	Analog Input 11			
56	AN12	I	D	Analog Input 12			
55	AN13	I	D	Analog Input 13			
50	AN14	I	D	Analog Input 14			
49	AN15	I	D	Analog Input 15			
48	AN16	I	D	Analog Input 16			
47	AN17	I	D	Analog Input 17			
46	AN18	I	D	Analog Input 18			



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function					
45	AN19	I	D	Analog Input 19					
44	AN20	I	D	Analog Input 20					
43	AN21	I	D	Analog Input 21					
42	AN22	I	D	Analog Input 22					
41	AN23	I	D	Analog Input 23					
40	AN24	I	D	Analog Input 24					
39	AN25	I	D	Analog Input 25					
38	AN26	I	D	Analog Input 26					
37	AN27	I	D	Analog Input 27					
35	AN28	I	D	Analog Input 28					
34	AN29	I	D	Analog Input 29					
33	AN30	I	D	Analog Input 30					
32	AN31	I	D	Analog Input 31					
31	AN32	I	D	Analog Input 32					
30	AN33	I	D	Analog Input 33					
29	AN34	I	D	Analog Input 34					
28	AN35	I	D	Analog Input 35					
54	$V_{DDM}$	-	-	ADC Analog Part Power Supply (3.3V - 5V)					
53	$V_{SSM}$	-	-	ADC Analog Part Ground					
52,	$V_{AREF0}$	-	-	ADC0 Reference Voltage					
	$V_{AREF1}$	-	-	ADC1 Reference Voltage					
51	$V_{AGND0}$	-	-	ADC Reference Ground					
24	$V_{DDMF}$	-	-	FADC Analog Part Power Supply (3.3V) <sup>2)</sup>					
23	$V_{DDAF}$	-	-	FADC Analog Part Logic Power Supply (1.5V)					
25,	$V_{SSMF}$	-	-	FADC Analog Part Ground					
	$V_{SSAF}$	-	-	FADC Analog Part Ground					
26	$V_{FAREF}$	-	-	FADC Reference Voltage					
27	$V_{FAGND}$	-	-	FADC Reference Ground					
	•			•					



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Туре	Function
10, 21 <sup>3)</sup> , 68, 84, 89, 99, 123, 153, 170	$V_{DD}$	-	-	Digital Core Power Supply (1.5V)
11, 20, 69, 83, 91, 100, 124, 139, 154,	$V_{DDP}$	-	-	Port Power Supply (3.3V)
12, 22, 70, 82, 85, 92, 101, 125, 140, 155,	V <sub>SS</sub>	-	-	Digital Ground
105	$V_{DDOSC}$	-	-	Main Oscillator and PLL Power Supply (1.5V)
106	$V_{DDOSC3}$	-	-	Main Oscillator Power Supply (3.3V)
104	$V_{SSOSC}$	-	-	Main Oscillator and PLL Ground
141	$V_{DDFL3}$	-	-	Power Supply for Flash (3.3V)
102	XTAL1	Ι		Main Oscillator Input
103	XTAL2	0		Main Oscillator Output



Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package<sup>1)</sup>) (cont'd)

Pin	Symbol	Ctrl.	Type	Function				
111	TDI	I	A2/	JTAG Serial Data Input				
	BRKIN	I	PU	OCDS Break Input Line				
	BRKOUT	0		OCDS Break Output Line				
112	TMS	I	A2/	JTAG State Machine Control Input				
	DAP1	I/O	PD	Device Access Port Line 1				
113	TDO	I/O	A2/	JTAG Serial Data Output				
	DAP2	I/O	PU	Device Access Port Line 2				
	BRKIN	I		OCDS Break Input Line				
	BRKOUT	0		OCDS Break Output Line				
114	TRST	I	A1/ PD	JTAG Reset Input				
115	TCK	I	A1/	JTAG Clock Input				
	DAP0	I	PD	Device Access Port Line 0				
118	TESTMODE	I	PU	Test Mode Select Input				
120	ESR1	I/O	A2/ PD	External System Request Reset Input 1				
121	PORST	I	PD	Power On Reset Input (input pad with input spike-filter)				
122	ESR0	I/O	A2	External System Request Reset Input 0 Default configuration during and after reset is open-drain driver, corresponding to A2 strong driver, sharp edge. The driver drives low during power-on reset.				

<sup>1)</sup> TC1767 ED: PG-LQFP-176-6

### Legend for Table 4

Column "Ctrl.":

I = Input (for GPIO port lines with IOCR bit field selection PCx =  $0XXX_B$ )

O = Output

O0 = Output with IOCR bit field selection PCx =  $1X00_{R}$ 

O1 = Output with IOCR bit field selection PCx = 1X01<sub>B</sub> (ALT1)

<sup>2)</sup> This pin is also connected to the analog power supply for comparator of the ADC module.

For the TC1767 emulation device (ED), this pin is bonded to VDD<sub>SB</sub> (ED Stand By RAM supply). In the TC1767 non ED device, this pin is bonded to a VDD pad.



O2 = Output with IOCR bit field selection PCx =  $1X10_B(ALT2)$ 

O3 = Output with IOCR bit field selection PCx = 1X11(ALT3)

### Column "Type":

A1 = Pad class A1 (LVTTL)

A2 = Pad class A2 (LVTTL)

F = Pad class F (LVDS/CMOS)

D = Pad class D (ADC)

 $PU = with pull-up device connected during reset (<math>\overline{PORST} = 0$ )

PD = with pull-down device connected during reset ( $\overline{PORST} = 0$ )

 $TR = tri-state during reset (\overline{PORST} = 0)$ 

#### 3.1.2 Reset Behavior of the Pins

Table 5 describes the pull-up/pull-down behavior of the System I/O pins during poweron reset.

Table 5 List of Pull-up/Pull-down PORST Reset Behavior of the Pins

Pins	PORST = 0	PORST = 1				
All GPIOs, TDI, TESTMODE	Pull-up					
PORST, TRST, TCK, TMS	Pull-down	Pull-down				
ESR0	The open-drain driver is used to drive low. <sup>1)</sup>	Pull-up <sup>2)</sup>				
ESR1	Pull-down <sup>3)</sup>					
TDO	Pull-up	High-impedance				

Valid additionally after deactivation of PORST until the internal reset phase has finished. See the SCU chapter for details.

- 2) See the SCU IOCR register description.
- 3) see the SCU IOCR register description.



### **Identification Registers**

# 4 Identification Registers

The Identification Registers uniquely identify a module or the whole device.

Table 6 TC1767 Identification Registers

Short Name	Value	Address	Stopping
			Stepping
ADC0_ID	0058 C000 <sub>H</sub>	F010 1008 <sub>H</sub>	
ADC1_ID	0058 C000 <sub>H</sub>	F010 1408 <sub>H</sub>	_
ASC0_ID	0000 4402 <sub>H</sub>	F000 0A08 <sub>H</sub>	_
ASC1_ID	0000 4402 <sub>H</sub>	F000 0B08 <sub>H</sub>	_
CAN_ID	002B C061 <sub>H</sub>	F000 4008 <sub>H</sub>	_
CBS_JDPID	0000 6350 <sub>H</sub>	F000 0408 <sub>H</sub>	_
CBS_JTAGID	1015 9083 <sub>H</sub>	F000 0464 <sub>H</sub>	_
CPS_ID	0015 C007 <sub>H</sub>	F7E0 FF08 <sub>H</sub>	_
CPU_ID	000A C006 <sub>H</sub>	F7E1 FE18 <sub>H</sub>	_
DMA_ID	001A C004 <sub>H</sub>	F000 3C08 <sub>H</sub>	_
DMI_ID	0008 C005 <sub>H</sub>	F87F FC08 <sub>H</sub>	_
FADC_ID	0027 C003 <sub>H</sub>	F010 0408 <sub>H</sub>	_
FLASH0_ID	0053 C001 <sub>H</sub>	F800 2008 <sub>H</sub>	_
FPU_ID	0054 C003 <sub>H</sub>	F7E1 A020 <sub>H</sub>	_
GPTA0_ID	0029 C005 <sub>H</sub>	F000 1808 <sub>H</sub>	_
LBCU_ID	000F C005 <sub>H</sub>	F87F FE08 <sub>H</sub>	_
LFI_ID	000C C006 <sub>H</sub>	F87F FF08 <sub>H</sub>	_
LTCA2_ID	002A C005 <sub>H</sub>	F000 2808 <sub>H</sub>	_
MCHK_ID	001B C001 <sub>H</sub>	F010 C208 <sub>H</sub>	_
MLI0_ID	0025 C007 <sub>H</sub>	F010 C008 <sub>H</sub>	_
MSC0_ID	0028 C003 <sub>H</sub>	F000 0808 <sub>H</sub>	_
PCP_ID	0020 C006 <sub>H</sub>	F004 3F08 <sub>H</sub>	_
PMI_ID	000B C005 <sub>H</sub>	F87F FD08 <sub>H</sub>	_
PMU0_ID	0050 C001 <sub>H</sub>	F800 0508 <sub>H</sub>	_
SBCU_ID	0000 6A0C <sub>H</sub>	F000 0108 <sub>H</sub>	_
SCU_CHIPID	0000 9001 <sub>H</sub>	F000 0640 <sub>H</sub>	_
SCU_ID	0052 C001 <sub>H</sub>	F000 0508 <sub>H</sub>	_



## **Identification Registers**

Table 6 TC1767 Identification Registers (cont'd)

Short Name	Value	Address	Stepping
SCU_MANID	0000 1820 <sub>H</sub>	F000 0644 <sub>H</sub>	_
SCU_RTID	0000 0007 <sub>H</sub>	F000 0648 <sub>H</sub>	AD-step
SSC0_ID	0000 4511 <sub>H</sub>	F010 0108 <sub>H</sub>	_
SSC1_ID	0000 4511 <sub>H</sub>	F010 0208 <sub>H</sub>	_
STM_ID	0000 C006 <sub>H</sub>	F000 0208 <sub>H</sub>	_



## 5 Electrical Parameters

### 5.1 General Parameters

### 5.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the TC1767 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with an two-letter abbreviation in column "Symbol":

### · cc

Such parameters indicate Controller Characteristics which are a distinctive feature of the TC1767 and must be regarded for a system design.

#### • SR

Such parameters indicate **S**ystem **R**equirements which must provided by the microcontroller system in which the TC1767 designed in.



## 5.1.2 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the Section 5.2.1.

Table 7 Pad Driver and Pad Classes Overview

Class	Power Supply	Туре	Sub Class	Speed Grade	Load	Leakage <sup>1)</sup>	Termination
Α	3.3 V	LVTTL I/O,	A1 (e.g. GPIO)	6 MHz	100 pF	500 nA	No
		LVTTL outputs	A2 (e.g. serial I/Os)	40 MHz	50 pF	6 μΑ	Series termination recommended
F	3.3 V	LVDS/ CMOS	_	50 MHz	_	_	Parallel termination <sup>2)</sup> , 100 Ω ± 10%
D <sub>E</sub>	5 V	ADC	_	_	_	_	see Table 12

<sup>1)</sup> Values are for  $T_{\rm Jmax}$  = 150 °C.

<sup>2)</sup> In applications where the LVDS pins are not used (disabled), these pins must be either left unconnected, or properly terminated with the differential parallel termination of  $100 \Omega \pm 10\%$ .



## 5.1.3 Absolute Maximum Ratings

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

During absolute maximum rating overload conditions ( $V_{\rm IN}$  > related  $V_{\rm DD}$  or  $V_{\rm IN}$  <  $V_{\rm SS}$ ) the voltage on the related  $V_{\rm DD}$  pins with respect to ground ( $V_{\rm SS}$ ) must not exceed the values defined by the absolute maximum ratings.

Table 8 Absolute Maximum Rating Parameters

Parameter	Symb	Symbol		Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Con dition
Ambient temperature	$T_{A}$	SR	-40	_	125	°C	Under bias
Storage temperature	$T_{ST}$	SR	-65	_	150	°C	_
Junction temperature	$T_{J}$	SR	-40	_	150	°C	Under bias
$\overline{ \text{Voltage at 1.5 V power supply} } \\ \text{pins with respect to } V_{\text{SS}}^{\text{1)}} \\$	$V_{DD}$	SR	_	_	2.25	V	_
Voltage at 3.3 V power supply pins with respect to $V_{\rm SS}^{\rm 2)}$	$V_{DDP}$	SR	_	_	3.75	V	_
Voltage at 5 V power supply pins with respect to $V_{\rm SS}$	$V_{DDM}$	SR	_	_	5.5	V	_
$\begin{tabular}{ll} \hline \begin{tabular}{ll} Voltage on any Class A input \\ pin and dedicated input pins \\ with respect to $V_{\rm SS}$ \\ \hline \end{tabular}$	$V_{IN}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 3.7	V	Whatever is lower
$\begin{tabular}{ll} \hline & Voltage on any Class D \\ & analog input pin with respect \\ & to $V_{\rm AGND}$ \\ \hline \end{tabular}$	$V_{AIN} \ V_{AREF}$	SR	-0.5	_	V <sub>DDM</sub> + 0.5	V	_
Voltage on any Class D analog input pin with respect to $V_{\rm SSAF}$ , if the FADC is switched through to the pin.	$V_{AINF} \ V_{FAREF}$	SR	-0.5	_	V <sub>DDM</sub> + 0.5	V	_

<sup>1)</sup> Applicable for  $V_{\rm DD},\,V_{\rm DDOSC},\,V_{\rm DDPLL},$  and  $V_{\rm DDAF}.$ 

<sup>2)</sup> Applicable for  $V_{\rm DDP},\,V_{\rm DDFL3,}$  and  $V_{\rm DDMF}.$ 



## 5.1.4 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the TC1767. All parameters specified in the following table refer to these operating conditions, unless otherwise noted.

**Table 9** Operating Condition Parameters

Parameter	Symbol			Values	\$	Unit	Note / Test Condition	
			Min.	Тур.	Max.			
Digital supply voltage <sup>1)</sup>		SR SR	1.42	_	1.58 <sup>2)</sup>	V	_	
	$V_{\mathrm{DDP}}$ S $V_{\mathrm{DDOSC3}}$ S	SR SR	3.13	_	3.47 <sup>3)</sup>	V	For Class A pins (3.3 V ± 5%)	
	$V_{DDFL3}$ S	SR	3.13	_	$3.47^{3)}$	V	_	
Analog supply voltages	$V_{DDMF}$ SF	₹	3.13	_	$3.47^{3)}$	V	FADC	
	$V_{ m DDAF}$ SI	R	1.42	_	1.58 <sup>2)</sup>	V	FADC	
	$V_{DDM}$ S	SR	4.75	_	5.25	٧	For Class $D_E$ pins, ADC	
Digital ground voltage	$V_{\rm SS}$ S	SR	0	_	_	V	_	
Ambient temperature under bias	$T_{A}$ S	SR	_	-40	125	°C	-	
Analog supply voltages	_		_	_	_	_	See separate specification Page 88, Page 93	
Overload current at class D pins	$I_{OV}$		-1	_	3	mA	4)	
Sum of overload current at class D pins	$\Sigma  I_{OV} $		_	_	10	mA	per single ADC	
Overload coupling	$K_{OVAP}$		_	_	5×10 <sup>-5</sup>		$0 < I_{OV} < 3 \text{ mA}$	
factor for analog inputs <sup>5)</sup>	$K_{OVAN}$		-	_	5×10 <sup>-4</sup>		$-1 \text{ mA} < I_{\text{OV}} < 0$	
CPU & LMB Bus Frequency	$f_{CPU}$ SF	₹	_	_	133 80	MHz	Derivative dependent	
PCP Frequency	$f_{\sf PCP}$ SF	3	_	_	133 80	MHz	<sup>6)</sup> Derivative dependent	
FPI Bus Frequency	$f_{\rm SYS}$ SF	?	_	-	80	MHz	6)	
Short circuit current	$I_{\rm SC}$ S	SR	-5	_	+5	mA	7)	



Table 9 Operating Condition Parameters

Parameter	Symbo	Symbol		Values			Note /
			Min.	Тур.	Max.		Test Condition
Absolute sum of short circuit currents of a pin group (see <b>Table 10</b> )	Σ  <i>I</i> <sub>SC_PO</sub>	SR	_	_	20	mA	See note
Inactive device pin current	$I_{ID}$	SR	-1	_	1	mA	All power supply voltages V <sub>DDx</sub> = 0
Absolute sum of short circuit currents of the device	$\Sigma  I_{SC\_D} $	SR	_	_	100	mA	See note <sup>4)</sup>
External load capacitance	$C_{L}$	SR	_	_	_	pF	Depending on pin class. See DC characteristics

- Digital supply voltages applied to the TC1767 must be static regulated voltages which allow a typical voltage swing of ±5%.
- Voltage overshoot up to 1.7 V is permissible at Power-Up and PORST low, provided the pulse duration is less than 100 μs and the cumulated summary of the pulses does not exceed 1 h.
- 3) Voltage overshoot up to 4 V is permissible at Power-Up and  $\overline{PORST}$  low, provided the pulse duration is less than 100  $\mu$ s and the cumulated summary of the pulses does not exceed 1 h.
- 4) See additional document "TC1767 Pin Reliability in Overload" for definition of overload current on digital pins.
- 5) The overload coupling factor (kA) defines the worst case relation of an overload condition (IOV) at one pin to the resulting leakage current (IleakTOT) into an adjacent pin: IleakTOT = ±kA × |IOV| + IOZ1.

Thus under overload conditions an additional error leakage voltage (VAEL) will be induced onto an adjacent analog input pin due to the resistance of the analog input source (RAIN). That means VAEL = RAIN  $\times$  ||IleakTOT|.

The definition of adjacent pins is related to their order on the silicon.

The Injected leakage current always flows in the opposite direction from the causing overload current. Therefore, the total leakage current must be calculated as an algebraic sum of the both component leakage currents (the own leakage current IOZ1 and the optional injected leakage current).

- 6) The PLL jitter characteristics add to this value according to the application settings. See the PLL jitter parameters.
- 7) Applicable for digital outputs.

Table 10 Pin Groups for Overload/Short-Circuit Current Sum Parameter

Group	Pins
1	P5.[14:8]
2	P1.[14:12]; P2.[7:0]
3	P4.[3:0]
4	P1.[3:2]; P1.[11:8]



Table 10 Pin Groups for Overload/Short-Circuit Current Sum Parameter

Group	Pins
5	P1.[7:4]; TDI/BRKIN/BRKOUT; TRST, TCK/DAP0; P1.[1:0]; P1.15; TESTMODE; ESR0; PORST; ESR1
6	P3.[10:0]; P3.[15:14]
7	P3.[13:11]; P0.[3:0]; P0.[11:8]
8	P6.[3:0]; P2.[13:8]; P0.[5:4]; P0.[13:12]
9	P0.[7:6]; P0.[15:14]; P5.[7:0]; P5.15



## 5.2 DC Parameters

## 5.2.1 Input/Output Pins

 Table 11
 Input/Output DC-Characteristics (Operating Conditions apply)

Parameter	Symbol		Value	s	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
<b>General Paramete</b>	rs					1	
Pull-up current <sup>1)</sup>	I <sub>PUH</sub>   CC	10	_	100	μΑ	$V_{\rm IN} < V_{\rm IHAmin};$ class A1/A2/F/Input pads.	
Pull-down current <sup>1)</sup>	$ I_{PDL} $ CC	10	-	150	μА	$V_{\rm IN}$ > $V_{\rm ILAmax}$ ; class A1/A2/F/Input pads.	
Pin capacitance <sup>1)</sup> (Digital I/O)	$C_{IO}$ CC	_	-	10	pF	f = 1 MHz $T_A$ = 25 °C	
Input only Pads ()	V <sub>DDP</sub> = 3.13	3 to 3.47	V = 3	3 V ± 5%	<b>5</b> )		
Input low voltage	$V_{ILI}$ SR	-0.3	_	$0.36 \times V_{\mathrm{DDP}}$	V	_	
Input high voltage	V <sub>IHI</sub> SR	$0.62 \times V_{\rm DDP}$	_	V <sub>DDP</sub> + 0.3 or max. 3.6	V	Whatever is lower	
Ratio $V_{\rm IL}/V_{\rm IH}$	CC	0.58	_	_	_	-	
Input high voltage TRST, TCK	V <sub>IHJ</sub> SR	$0.64 \times V_{\text{DDP}}$	_	V <sub>DDP</sub> + 0.3 or max. 3.6	V	Whatever is lower	
Input hysteresis	HYSI CC	$0.1 \times V_{\text{DDP}}$	-	_	V	4)	
Input leakage current <sup>2)</sup>	$I_{OZI}$ CC	_	_	±3000 ±6000	nA	$ \frac{((V_{\rm DDP}/2)\text{-}1) < V_{\rm IN} <}{((V_{\rm DDP}/2)\text{+}1)} $ Otherwise	
Spike filter always blocked pulse duration	t <sub>SF1</sub> CC	_	_	10	ns		



 Table 11
 Input/Output DC-Characteristics (cont'd)(Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Spike filter pass- through pulse duration	t <sub>SF2</sub> CC	100	-	_	ns		
Class A Pads ( $V_{ m DI}$	<sub>OP</sub> = 3.13 to	3.47 V	= 3.3\	/ ± 5%)			
Output low voltage 2)3)	V <sub>OLA</sub> CC	_	_	0.4	V	$I_{\rm OL}$ = 2 mA for medium and strong driver mode, $I_{\rm OL}$ = 500 μA for weak driver mode	
Output high voltage <sup>2) 3)</sup>	V <sub>OHA</sub> CC	2.4	_	_	V	$I_{\rm OH}$ = -2 mA for medium and strong driver mode, $I_{\rm OH}$ = -500 $\mu$ A for weak driver mode	
		V <sub>DDP</sub> - 0.4	_	_	V	$I_{\rm OH}$ = -1.4 mA for medium and strong driver mode, $I_{\rm OH}$ = -400 $\mu$ A for weak driver mode	
Input low voltage Class A1/2 pins	$V_{ILA}$ SR	-0.3	-	$0.36 \times \\ V_{\rm DDP}$	V	-	
Input high voltage Class A1 pins	V <sub>IHA1</sub> SR	$V_{\rm DDP}$	-	$V_{\rm DDP}$ + 0.3 or max. 3.6	V	Whatever is lower	
Ratio $V_{\rm IL}/V_{\rm IH}$	SR	0.58	-	_	_	_	
Input high voltage Class A2 pins	V <sub>IHA2</sub> SR	$0.60 \times V_{\mathrm{DDP}}$	_	V <sub>DDP</sub> + 0.3 or max. 3.6	V	Whatever is lower	
Ratio $V_{\rm IL}/V_{\rm IH}$	CC	0.60	_	_	_	_	
Input hysteresis	HYSA CC	$0.1 \times V_{\text{DDP}}$	_	_	V	4)	
Input leakage current Class A2 pins	$I_{OZA2}$	-	-	±3000 ±6000	nA	$ \begin{array}{l} ((V_{\rm DDP}/2)\text{-}1) < V_{\rm IN} < \\ ((V_{\rm DDP}/2)\text{+}1) \\ \text{Otherwise}^2) \end{array} $	



 Table 11
 Input/Output DC-Characteristics (cont'd)(Operating Conditions apply)

Parameter	Symbol		Value	s	Unit	Note / Test Condition	
		Min.	Тур.	Max.	1		
Input leakage current Class A1 pins	$I_{\rm OZA1}$ CC	_	_	±500 nA		$0 \ V < V_{IN} < V_{DDP}$	
Class F Pads, LVI	OS Mode (	$V_{\text{DDP}} = 3$	3.13 to	3.47 V =	3.3V ±	5%)	
Output low voltage	$V_{OL}$ CC	875	_		mV	Parallel termination 100 Ω ± 1%	
Output high voltage	$V_{OH}$ CC		_	1525	mV	Parallel termination 100 Ω ± 1%	
Output differential voltage	$V_{OD}$ CC	150	-	400	mV	Parallel termination 100 $\Omega$ ± 1%	
Output offset voltage	$V_{OS}$ CC	1075	-	1325	mV	Parallel termination 100 $\Omega$ ± 1%	
Output impedance	$R_0$ CC	40	-	140	Ω	-	
Class F Pads, CM	OS Mode	$V_{DDP} =$	3.13 to	3.47 V =	3.3V	± 5%)	
Input low voltage Class F pins	$V_{ILF}$ SR	-0.3	_	$0.36 \times V_{\text{DDP}}$	V	_	
Input high voltage Class F pins	$V_{IHF}$ SR	$0.6 \times V_{\text{DDP}}$	_	$V_{\rm DDP}^{\rm +}$ 0.3 or max 3.6	V	Whatever is lower	
Input hysteresis Class F pins	HYSF CC	$\begin{matrix} 0.05 \times \\ V_{\rm DDP} \end{matrix}$	_	_	V		
Input leakage current Class F pins	$I_{OZF}$ CC	_	_	±3000 ±6000	nA	$ \begin{aligned} &((V_{\mathrm{DDP}}/2)\text{-}1) < V_{\mathrm{IN}} < \\ &((V_{\mathrm{DDP}}/2)\text{+}1) \\ &\text{Otherwise}^{2)} \end{aligned} $	
Output low voltage 5)	$V_{OLF}$ CC	_	-	0.4	V	$I_{\rm OL}$ = 2 mA	
Output high	$V_{OHF}$	2.4	_	_	V	I <sub>OH</sub> = -2 mA	
voltage <sup>2) 5)</sup>	CC	V <sub>DDP</sub> - 0.4	-	_	V	I <sub>OH</sub> = -1.4 mA	
Class D Pads			•	•			
See ADC Characte	ristics	_	_	_	_	_	
Not subject to produce	rtion test veri	fied by des	sian / cha	racterization	1	+	

<sup>1)</sup> Not subject to production test, verified by design / characterization.

<sup>2)</sup> Only one of these parameters is tested, the other is verified by design characterization



- 3) Maximum resistance of the driver  $R_{\rm DSON}$ , defined for P\_MOS / N\_MOS transistor separately: 25 /  $20~\Omega$  for strong driver mode,  $I_{\rm OH\,/L}$  <  $2~\rm mA$ , 200 /  $150~\Omega$  for medium driver mode,  $I_{\rm OH\,/L}$  <  $400~\rm uA$ , 600 /  $400~\Omega$  for weak driver mode,  $I_{\rm OH\,/L}$  <  $100~\rm uA$ , verified by design / characterization.
- 4) Function verified by design, value verified by design characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 5) The following constraint applies to an LVDS pair used in CMOS mode: only one pin of a pair should be used as output, the other should be used as input, or both pins should be used as inputs. Using both pins as outputs is not recommended because of the higher crosstalk between them.



## 5.2.2 Analog to Digital Converters (ADC0/ADC1)

All ADC parameters are optimized for and valid in the range of  $V_{\rm DDM}$  = 5V  $\pm$  5%.

 Table 12
 ADC Characteristics (Operating Conditions apply)

Parameter	Symbol	,	Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Analog supply	$V_{DDM}$ SI	R 4.75	5	5.25	V	_
voltage		3.13	3.3	3.47 <sup>1)</sup>	V	_
	V <sub>DD</sub> SI	R 1.42	1.5	1.58 <sup>2)</sup>	V	Power supply for ADC digital part, internal supply
Analog ground voltage	$V_{ m SSM}$ SI	R -0.1	_	0.1	V	-
Analog reference voltage <sup>14)</sup>	V <sub>AREFx</sub> SF	V <sub>AGNDx</sub> +1	$V_{DDM}$	V <sub>DDM</sub> + 0.05 (1)3)4)	V	_
Analog reference ground <sup>14)</sup>	$V_{AGNDx}$ SI	$V_{\rm SSMx}$ - 0.05V	0	$V_{AREF}$ - 1V	V	-
Analog input voltage range	$V_{AIN}$ SF	$V_{AGNDx}$	_	$V_{AREFx}$	V	-
Analog reference voltage range <sup>5)14)</sup>	$V_{ m AREFx}$ - $V_{ m AGNDx}$ SI	$V_{\rm DDM}/2$	_	V <sub>DDM</sub> + 0.05	V	-
Converter Clock	$f_{\rm ADC}$ SR	1	-	80	MHz	_
Internal ADC clocks	$f_{ADCI}$ C	0.5	_	10	MHz	-
Sample time	t <sub>S</sub> C	2	-	257	$T_{ADCI}$	_
Total unadjusted error <sup>5)</sup>	TUE <sup>6)</sup> Co	<b>-</b>	-	±4	LSB	12-bit conversion, without noise <sup>7)8)</sup>
		_	_	±2	LSB	10-bit conversion <sup>8)</sup>
		_	_	±1	LSB	8-bit conversion <sup>8)</sup>
DNL error <sup>9) 5)</sup>	EA <sub>DNL</sub> CO	;	±1.5	±3.0	LSB	12-bit conversion without noise <sup>8)10)</sup>
INL error <sup>9)5)</sup>	EA <sub>INL</sub> CO	;   -	±1.5	±3.0	LSB	12-bit conversion without noise <sup>8)10)</sup>
Gain error <sup>9)5)</sup>	EA <sub>GAIN</sub> CO	-	±0.5	±3.5	LSB	12-bit conversion without noise <sup>8)10)</sup>



 Table 12
 ADC Characteristics (cont'd) (Operating Conditions apply)

Parameter	Symbol	\	/alues		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Offset error <sup>9)5)</sup>	$EA_{OFF}$ CC	_	±1.0	±4.0	LSB	12-bit conversion without noise <sup>8)10)</sup>
Input leakage current at analog	I <sub>OZ1</sub> CC	-300	_	100	nA	$(0\% \ V_{\rm DDM}) < V_{\rm IN} < (3\% \ V_{\rm DDM})$
inputs of ADC0/1		-100	_	200	nA	$(3\% \ V_{\rm DDM}) < V_{\rm IN} < (97\% \ V_{\rm DDM})$
		-100	_	300	nA	$(97\% \ V_{\rm DDM}) < V_{\rm IN} < (100\% \ V_{\rm DDM})$
Input leakage current at $V_{\rm AREF0/1}$ , per module	$I_{ m OZ2}$ CC	_	_	±1.5	μА	0 V < $V_{\rm AREF}$ < $V_{\rm DDM,}$ no conversion running
Input current at $V_{\rm AREF0/1}^{14}$ , per module	I <sub>AREF</sub> CC	_	35	75	μA rms	$\begin{array}{c} 0 \ \mathrm{V} < V_{\mathrm{AREF}} < \\ V_{\mathrm{DDM}} \end{array}$
Total capacitance of the voltage reference inputs <sup>16)14)</sup>	$C_{AREFTOT}$	_	20	40	pF	8)
Switched capacitance at the positive reference voltage input <sup>14)</sup>	C <sub>AREFSW</sub> CC	_	15	30	pF	8)17)
Resistance of the reference voltage input path <sup>16)</sup>	R <sub>AREF</sub> CC	_	500	1000	Ω	500 Ohm increased for AN[1:0] used as reference input <sup>8)</sup>
Total capacitance of the analog inputs <sup>16)</sup>	C <sub>AINTOT</sub> CC	_	25	30	pF	1)8)



 Table 12
 ADC Characteristics (cont'd) (Operating Conditions apply)

Parameter	Symbol	,	Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Switched capacitance at the analog voltage inputs	C <sub>AINSW</sub> CC	-	7	20	pF	8)18)
ON resistance of the transmission gates in the analog voltage path	R <sub>AIN</sub> CC	_	700	1500	Ω	8)
ON resistance for the ADC test (pull-down for AIN7)	R <sub>AIN7T</sub> CC	180	550	900 <sup>19)</sup>	Ω	Test feature available only for AIN7 8) 20)
Current through resistance for the ADC test (pull- down for AIN7)	I <sub>AIN7T</sub> CC	-	15 rms	30 peak	mA	Test feature available only for AIN7 <sup>8)</sup>

- 1) Voltage overshoot up to 4 V is permissible at Power-Up and PORST low, provided the pulse duration is less than 100 µs and the cumulated summary of the pulses does not exceed 1 h.
- 2) Voltage overshoot up to 1.7 V is permissible at Power-Up and PORST low, provided the pulse duration is less than 100 μs and the cumulated summary of the pulses does not exceed 1 h.
- A running conversion may become inexact in case of violating the normal operating conditions (voltage overshoot).
- 4) If the reference voltage  $V_{\rm AREF}$  increases or the  $V_{\rm DDM}$  decreases, so that  $V_{\rm AREF}$  = ( $V_{\rm DDM}$  + 0.05 V to  $V_{\rm DDM}$  + 0.07 V), then the accuracy of the ADC decreases by 4 LSB12.
- 5) If a reduced reference voltage in a range of V<sub>DDM</sub>/2 to V<sub>DDM</sub> is used, then the ADC converter errors increase. If the reference voltage is reduced with the factor k (k<1), then TUE, DNL, INL Gain and Offset errors increase with the factor 1/k.</p>
  - If a reduced reference voltage in a range of 1 V to  $V_{\rm DDM}/2$  is used, then there are additional decrease in the ADC speed and accuracy.
- 6) TUE is tested at  $V_{\text{AREF}}$  = 5.0 V,  $V_{\text{AGND}}$  = 0 V and  $V_{\text{DDM}}$  = 5.0 V
- 7) ADC module capability.
- 8) Not subject to production test, verified by design / characterization.
- The sum of DNL/INL/Gain/Offset errors does not exceed the related TUE total unadjusted error.
- 10) For 10-bit conversions the DNL/INL/Gain/Offset error values must be multiplied with factor 0.25. For 8-bit conversions the DNL/INL/Gain/Offset error values must be multiplied with 0.0625.
- 11) The leakage current definition is a continuous function, as shown in Figure 19. The numerical values defined determine the characteristic points of the given continuous linear approximation - they do not define step function



- 12) Only one of these parameters is tested, the other is verified by design characterization.
- 13) The leakage current decreases typically 30% for junction temperature decrease of 10°C.
- 14) Applies to AINx, when used as auxiliary reference inputs.
- 15)  $I_{\mathsf{AREF\_MAX}}$  is valid for the minimum specified conversion time. The current flowing during an ADC conversion with a duration of up to  $t_{\mathsf{C}}$  = 25µs can be calculated with the formula  $I_{\mathsf{AREF\_MAX}} = Q_{\mathsf{CONV}}/t_{\mathsf{C}}$ . Every conversion needs a total charge of  $Q_{\mathsf{CONV}} = 150$ pC from  $V_{\mathsf{AREF}}$ .

  All ADC conversions with a duration longer than  $t_{\mathsf{C}} = 25$ µs consume an  $I_{\mathsf{AREF\_MAX}} = 6$ µA.
- 16) For the definition of the parameters see also Figure 18.
- 17) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this smaller capacitances are successively switched to the reference voltage.
- 18) The sampling capacity of the conversion C-Network is pre-charged to V<sub>AREF</sub>/2 before the sampling moment. Because of the parasitic elements the voltage measured at AINx can deviate from V<sub>AREF</sub>/2, and is typically 1.35V.
- 19)  $R_{\text{AIN7T}}$  = 1400 Ohm maximum and 830 Ohm typical in the  $V_{\text{DDM}}$  = 3.3V± 5% range.
- 20) The DC current at the pin is limited to 3 mA for the operational lifetime.




Figure 17 ADC0/ADC1 Clock Circuit



Table 13 Conversion Time (Operating Conditions apply)

Parameter	Syı	mbol	Value	Unit	Note
Conversion time with post-calibration	$t_{C}$	CC	$2 \times T_{ADC}$ + (4 + STC + n) $\times T_{ADCI}$	μS	n = 8, 10, 12 for n - bit conversion $T_{\rm ADC}$ = 1 / $f_{\rm ADC}$
Conversion time without post-calibration			$2 \times T_{ADC}$ + (2 + STC + n) $\times T_{ADCI}$		$T_{\text{ADCI}} = 1 / f_{\text{ADCI}}$




Figure 18 ADC0/ADC1 Input Circuits




Figure 19 ADC0/ADC1Analog Inputs Leakage



## 5.2.3 Fast Analog to Digital Converter (FADC)

All parameters apply to FADC used in differential mode, which is the default and the intended mode of operation, and which takes advantage of many error cancelation effects inherent to differential measurements in general.

 Table 14
 FADC Characteristics (Operating Conditions apply)

Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
DNL error	$EF_{DNL}$ CC	_	_	±1	LSB	9)
INL error	EF <sub>INL</sub> CC	_	-	±4	LSB	9)
Gradient error <sup>9)</sup>	$EF_{GRAD}$ CC	_	-	±5	%	Without calibration gain 1, 2, 4
		_	_	±6	%	Without calibration gain 8
Offset error <sup>9)1)</sup>	$EF_{OFF}^{2)}$	_	_	±20 <sup>3)</sup>	mV	With calibration <sup>1)</sup>
	CC	_	-	±90 <sup>3)</sup>	mV	Without calibration
Reference error of internal $V_{FAREF}/2$	$EF_{REF}$ CC	_	_	±60	mV	_
Analog supply	$V_{\mathrm{DDMF}}$ SR	3.13	-	3.47 <sup>4)</sup>	V	_
voltages	$V_{\mathrm{DDAF}}$ SR	1.42	-	1.58 <sup>5)</sup>	V	_
Analog ground voltage	$V_{\mathrm{SSAF}}$ SR	-0.1	_	0.1	V	_
Analog reference voltage	$V_{FAREF}$ SR	3.13	_	3.47 <sup>4)6)</sup>	V	Nominal 3.3 V
Analog reference ground	$V_{FAGND}$ SR	V <sub>SSAF</sub> - 0.05 V	-	V <sub>SSAF</sub> + 0.05 V	V	-
Analog input voltage range	$V_{AINF}$ SR	$V_{FAGND}$	-	$V_{DDMF}$	V	-
Analog supply	$I_{\mathrm{DDMF}}$ SR	_	-	10	mA	_
currents	$I_{\mathrm{DDAF}}$ SR	_	-	10	mA	7)
$\begin{array}{c} \hline \\ \text{Input current at} \\ V_{\text{FAREF}} \end{array}$	$I_{FAREF}$ CC	_	_	120	μA rms	Independent of conversion
Input leakage current at $V_{\rm FAREF}$ 8)	$I_{FOZ2}$ CC	_	_	±500	nA	$0 \ V < V_{IN} < V_{DDMF}$
	$I_{FOZ3}$ CC	_	_	±8	μА	$0 \ V < V_{IN} < V_{DDMF}$



 Table 14
 FADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Conversion time	t <sub>C_FADC</sub> CC	_	_	21	$\begin{array}{c} CLK \\ of \\ f_{FADC} \end{array}$	For 10-bit conv.
Converter clock	$f_{FADC}$ SR	10	_	80	MHz	_
Input resistance of the analog voltage path (Rn, Rp)	$R_{FAIN}$ CC	100	_	200	kΩ	9)
Channel amplifier cutoff frequency <sup>9)</sup>	$f_{COFF}$ CC	2	_	_	MHz	-
Settling time of a channel amplifier (after changing channel amplifier input) <sup>9)</sup>	t <sub>SET</sub> CC	_	_	5	μs	-

- Calibration should be performed at each power-up. In case of continuous operation, calibration should be performed minimum once per week, or on regular basis in order to compensate for temperature changes.
- 2) The offset error voltage drifts over the whole temperature range maximum ±6 LSB.
- 3) Applies when the gain of the channel equals one. For the other gain settings, the offset error increases; it must be multiplied with the applied gain.
- 4) Voltage overshoots up to 4 V are permissible, provided the pulse duration is less than 100  $\mu$ s and the cumulated summary of the pulses does not exceed 1 h.
- 5) Voltage overshoots up to 1.7 V are permissible, provided the pulse duration is less than 100  $\mu$ s and the cumulated sum of the pulses does not exceed 1 h.
- 6) A running conversion may become inexact in case of violating the normal operating conditions (voltage overshoots).
- 7) Current peaks of up to 40 mA with a duration of max. 2 ns may occur
- 8) This value applies in power-down mode.
- 9) Not subject to production test, verified by design / characterization.

The calibration procedure should run after each power-up, when all power supply voltages and the reference voltage have stabilized.






Figure 20 FADC Input Circuits



#### 5.2.4 Oscillator Pins

Table 15 Oscillator Pins Characteristics (Operating Conditions apply)

Parameter	Symbol			Values	3	Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
Frequency range	$f_{ m OSC}$	СС	8	_	25	MHz	External Crystal Mode selected	
Input low voltage at XTAL1 <sup>1)</sup>	$V_{ILX}$	SR	-0.2	_	$\begin{matrix} 0.3 \times \\ V_{\rm DDOSC3} \end{matrix}$	V	_	
Input high voltage at XTAL1 <sup>1)</sup>	$V_{IHX}$	SR	$\begin{matrix} 0.7 \times \\ V_{\rm DDOSC3} \end{matrix}$	_	V <sub>DDOSC3</sub> + 0.2	V	-	
Input current at XTAL1	$I_{IX1}$	CC	_	_	±25	μА	$0 \ V < V_{IN} < V_{DDOSC3}$	

<sup>1)</sup> If the XTAL1 pin is driven by a crystal, reaching a minimum amplitude (peak-to-peak) of  $0.3 \times V_{\rm DDOSC3}$  is sufficient.

Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Refer to the limits specified by the crystal supplier.

## 5.2.5 Temperature Sensor

 Table 16
 Temperature Sensor Characteristics (Operating Conditions apply)

Parameter	Symbol		Values			Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
Temperature sensor range	$T_{SR}$	SR	-40		150	°C	Junction temperature	
Temperature sensor measurement time	$t_{TSMT}$	SR	_	_	100	μS	-	
Start-up time after reset	$t_{TSST}$	SR	_	_	10	μS	_	
Sensor accuracy <sup>1)</sup>	$T_{TSA}$	CC	_	_	±6	°C	Calibrated	

<sup>1)</sup> DTS specs limit of ± 6°C is guaranteed by design/characterization. Not subjected to production test.



The following formula calculates the temperature measured by the DTS in  $[^{\circ}C]$  from the RESULT bitfield of the DTSSTAT register.

(1)

$$Tj = \frac{DTSSTATRESULT - 619}{2,28}$$



## 5.2.6 Power Supply Current

The default test conditions (differences explicitly specified) are:  $V_{\rm DD}$  = 1.58 V,  $V_{\rm DDP}$  = 3.47 V,  $T_{\rm i}$ =150°C. All other operating conditions apply.

Table 17 Power Supply Currents, Maximum Power Consumption

Parameter	Symbol			Value	s	Unit	Note / Test Condition	
			Min.	Тур.	Max.			
Core active mode supply current 1) 2)	$I_{DD}$	CC	_	_	330	mA	$f_{\text{CPU}}$ =133 MHz $f_{\text{CPU}}/f_{\text{SYS}}$ = 2:1	
Realistic core active mode supply current <sup>3)4)</sup>			_	_	230	mA	$V_{\rm DD}$ = 1.53 V, $T_{\rm J}$ = 150°C	
FADC 3.3 V analog supply current	$I_{DDMF}$	CC	_	_	10	mA	_	
FADC 1.5 V analog supply current	$I_{DDAF}$	СС	_	_	10	mA	_ 4)	
Flash memory 3.3 V supply current	$I_{\rm DDFL3R}$	CC	_	_	60	mA	continuously reading the Flash memory <sup>5)</sup>	
	$I_{DDFL3E}$	CC	_	_	61	mA	Flash memory erase-verify <sup>6)</sup>	
Oscillator 1.5 V supply	$I_{ extsf{DDOSC}}$	CC	_	_	3	mA	- <sup>4)</sup>	
Oscillator 3.3 V supply	$I_{\mathrm{DDOSC3}}$	CC	_	_	10	mA	- <sup>4)</sup>	
LVDS 3.3 V supply	$I_{\mathrm{LVDS}}$		_	_	15	mA	in total for two pairs	
Pad currents,sum of	$I_{DDP}$	CC	_	_	16	mA	- <sup>4) 7)</sup>	
V <sub>DDP</sub> 3.3 V supplies	$I_{DDP\_FP}$	CC	_	_	34	mA	$I_{\rm DDP}$ including Data Flash programming current <sup>4) 8)</sup>	
ADC 5 V power supply	$I_{DDM}$	CC	_	2	3	mA	ADC0 / 1	
Maximum Average Power Dissipation <sup>1)</sup>	$P_{D}$	SR	_	820	990	mW	worst case $T_{\rm A}$ = 125°C, $P_{\rm D} \times R_{\rm \Theta JA}$ < 25°C	

<sup>1)</sup> Infineon Power Loop: CPU and PCP running, all peripherals active. The power consumption of each custom application will most probably be lower than this value, but must be evaluated separately..

<sup>2)</sup> The  $I_{\rm DD}$  maximum value is 275 mA at  $f_{\rm CPU}$  = 80 MHz, constant  $T_{\rm J}$  = 150°C, for the Infineon Max Power Loop. The dependency in this range is, at constant junction temperature, linear.  $f_{\rm CPU}f_{\rm SYS}$  = 1:1 mode.



- 3) The  $I_{\rm DD}$  maximum value is 180 mA at  $f_{\rm CPU}$  = 80 MHz, constant  $T_{\rm J}$  = 150°C, for the Realistic Pattern. The dependency in this range is, at constant junction temperature, linear.  $f_{\rm CPU}f_{\rm SYS}$  = 1:1 mode.
- 4) Not tested in production separately, verified by design / characterization.
- 5) This value assumes worst case of reading flash line with all cells erased. In case of 50% cells written with "1" and 50% cells written with "0", the maximum current drops down to 53 mA.
- 6) Relevant for the power supply dimensioning, not for thermal considerations. In case of erase of Data Flash, internal flash array loading effects may generate transient current spikes of up to 15 mA for maximum 5 ms.
- 7) No GPIO activity, LVDS off
- 8) This value is relevant for the power supply dimensioning not for thermal considerations. The currents caused by the GPIO activity depend on the particular application and should be added separately.



### 5.3 AC Parameters

All AC parameters are defined with the temperature compensation disabled. That means, keeping the pads constantly at maximum strength.

## 5.3.1 Testing Waveforms




Figure 21 Rise/Fall Time Parameters




Figure 22 Testing Waveform, Output Delay




Figure 23 Testing Waveform, Output High Impedance



## 5.3.2 Output Rise/Fall Times

Table 18 Output Rise/Fall Times (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition		
		Min.	. Typ. Max.					
Class A1 Pads								
Rise/fall times <sup>1)</sup>	<i>t</i> <sub>RA1</sub> , <i>t</i> <sub>FA1</sub>	_	_	50 140 18000 150 550 65000	ns	Regular (medium) driver, 50 pF Regular (medium) driver, 150 pF Regular (medium) driver, 20 nF Weak driver, 20 pF Weak driver, 150 pF Weak driver, 20 000 pF		
Class A2 Pads								
Rise/fall times	$t_{RA2}, t_{FA2}$	_	_	3.7 7.5 7 18 50 140 18000 150 550 65000	ns	Strong driver, sharp edge, 50 pF Strong driver, sharp edge, 100pF Strong driver, med. edge, 50 pF Strong driver, soft edge, 50 pF Medium driver, 50 pF Medium driver, 150 pF Medium driver, 20 000 pF Weak driver, 20 pF Weak driver, 150 pF Weak driver, 20 000 pF		
Class F Pads								
Rise/fall times	$t_{RF1},t_{FF1}$	_	_	2	ns	LVDS Mode		
Rise/fall times	$t_{RF2},t_{FF2}$	_	_	60	ns	CMOS Mode, 50 pF		

<sup>1)</sup> Not all parameters are subject to production test, but verified by design/characterization and test correlation.

### 5.3.3 Power Sequencing




Figure 24 5 V / 3.3 V / 1.5 V Power-Up/Down Sequence

The following list of rules applies to the power-up/down sequence:

- All ground pins V<sub>SS</sub> must be externally connected to one single star point in the system. Regarding the DC current component, all ground pins are internally directly connected.
- 1. At any moment, each power supply must be higher than any lower\_power\_supply 0.5 V, or:  $V_{\rm DD5} > V_{\rm DD3.3}$  0.5 V;  $V_{\rm DD5} > V_{\rm DD1.5}$  0.5 V;  $V_{\rm DD3.3} > V_{\rm DD1.5}$  0.5 V, see **Figure 24**.
- 2. During power-up and power-down, the voltage difference between the power supply pins of the same voltage (3.3 V, 1.5 V, and 5 V) with different names (for example  $V_{\rm DDP},\,V_{\rm DDFL3}$  ...), that are internally connected via diodes must be lower than 100 mV. On the other hand, all power supply pins with the same name (for example all  $V_{\rm DDP}$ ), are internally directly connected. It is recommended that the power pins of the same voltage are driven by a single power supply.



- 3. The  $\overline{\text{PORST}}$  signal may be deactivated after all  $V_{\text{DD5}}, V_{\text{DD3.3}}, V_{\text{DD1.5}}$ , and  $V_{\text{AREF}}$  power-supplies and the oscillator have reached stable operation, within the normal operating conditions.
- 4. At normal power down the PORST signal should be activated within the normal operating range, and then the power supplies may be switched off. Care must be taken that all Flash write or delete sequences have been completed.
- 5. At power fail the PORST signal must be activated at latest when any 3.3 V or 1.5 V power supply voltage falls 12% below the nominal level. The same limit of 3.3 V-12% applies to the 5 V power supply too. If, under these conditions, the PORST is activated during a Flash write, only the memory row that was the target of the write at the moment of the power loss will contain unreliable content. In order to ensure clean power-down behavior, the PORST signal should be activated as close as possible to the normal operating voltage range.
- 6. In case of a power-loss at any power-supply, all power supplies must be powered-down, conforming at the same time to the rules number 2 and 4.
- Although not necessary, it is additionally recommended that all power supplies are powered-up/down together in a controlled way, as tight to each other as possible.
- 8. Aditionally, regarding the ADC reference voltage  $V_{\mathsf{AREF}}$ :
  - $V_{
    m AREF}$  must power-up at the same time or later than  $V_{
    m DDM}$ , and
  - $V_{\rm AREF}$  must power-down eather earlier or at latest to satisfy the condition  $V_{\rm AREF}$  <  $V_{\rm DDM}$  + 0.5 V. This is required in order to prevent discharge of  $V_{\rm AREF}$  filter capacitance through the ESD diodes through the  $V_{\rm DDM}$  power supply. In case of discharging the reference capacitance through the ESD diodes, the current must be lower than 5 mA.



## 5.3.4 Power, Pad and Reset Timing

Table 19 Power, Pad and Reset Timing Parameters

Parameter	Symbol		V	alues		Unit	Note /
			Min.	Тур.	Max.		Test Conditi on
Min. $V_{\rm DDP}$ voltage to ensure defined pad states <sup>1)</sup>	$V_{DDPPA}$ CC		0.6	_	_	V	-
Oscillator start-up time <sup>2)</sup>	t <sub>OSCS</sub> CC		_	_	10	ms	_
Minimum PORST active time after power supplies are stable at operating levels	$t_{POA}$	SR	10	_	_	ms	-
ESR0 pulse width	$t_{HD}$	CC	program mable <sup>3)5)</sup>	_	_	$f_{SYS}$	_
PORST rise time	$t_{POR}$	SR	_	_	50	ms	_
Setup time to PORST rising edge <sup>4)</sup>	$t_{POS}$	SR	0	_	_	ns	_
Hold time from PORST rising edge	$t_{POH}$	SR	100	_	_	ns	TESTMODE TRST
Setup time to ESR0 rising edge	$t_{HDS}$	SR	0	_	_	ns	_
Hold time from ESR0 rising edge	$t_{HDH}$	SR	16 × 1/f <sub>SYS</sub> <sup>5)</sup>	_	_	ns	HWCFG
Ports inactive after PORST reset active <sup>6)7)</sup>	$t_{PIP}$	CC	_	_	150	ns	_
Ports inactive after ESR0 reset active (and for all logic)	$t_{Pl}$	CC	_	_	8 × 1/f <sub>SYS</sub>	ns	-
Power on Reset Boot Time <sup>8)</sup>	$t_{BP}$	CC	_	_	2.5	ms	_
Application Reset Boot	$t_{B}$	CC	150	_	700	μS	$f_{\rm CPU}$ =133MHz
Time <sup>9)10)</sup>			150	_	960	μS	$f_{\text{CPU}}$ =80MHz

<sup>1)</sup> This parameter is valid under assumption that  $\overline{\text{PORST}}$  signal is constantly at low level during the power-up/power-down of the  $V_{\text{DDP}}$ .



- 2)  $t_{\rm OSCS}$  is defined from the moment when  $V_{\rm DDOSC3}$  = 3.13 V until the oscillations reach an amplitude at XTAL1 of  $0.3 \times V_{\rm DDOSC3}$ . This parameter is verified by device characterization. The external oscillator circuitry must be optimized by the customer and checked for negative resistance as recommended and specified by crystal suppliers.
- 3) Any ESR0 activation is internally prolonged to SCU\_RSTCNTCON.RELSA FPI bus clock (fee) cycles.
- 4) Applicable for input pins TESTMODE and TRST.
- 5)  $f_{\text{FPI}} = f_{\text{CPU}} / 2$
- 6) Not subject to production test, verified by design / characterization.
- 7) This parameter includes the delay of the analog spike filter in the PORST pad.
- 8) The duration of the boot-time is defined between the rising edge of the PORST and the moment when the first user instruction has entered the CPU and its processing starts.
- 9) The duration of the boot time is defined between the rising edge of the internal application reset and the clock cycle when the first user instruction has entered the CPU pipeline and its processing starts.
- 10) The given time includes the time of the internal reset extension for a configured value of SCU\_RSTCNTCON.RELSA = 0x05BE.




Figure 25 Power, Pad and Reset Timing



### 5.3.5 Phase Locked Loop (PLL)

Note: All PLL characteristics defined on this and the next page are not subject to production test, but verified by design characterization.

Table 20 PLL Parameters (Operating Conditions apply)

Parameter	Symbol		Values	Unit	Note /	
		Min.	Тур.	Max.		Test Con dition
Accumulated jitter	$ D_{m} $	_	_	7	ns	_
VCO frequency range	$f_{VCO}$	400	_	800	MHz	_
VCO input frequency range	$f_{REF}$	8	_	16	MHz	_
PLL base frequency <sup>1)</sup>	$f_{\sf PLLBASE}$	50	200	320	MHz	_
PLL lock-in time	$t_{L}$	_	_	200	μS	_

The CPU base frequency with which the application software starts after PORST is calculated by dividing the limit values by 16 (this is the K2 factor after reset).

### Phase Locked Loop Operation

When PLL operation is enabled and configured, the PLL clock  $f_{\text{VCO}}$  (and with it the LMB-Bus clock  $f_{\text{LMB}}$ ) is constantly adjusted to the selected frequency. The PLL is constantly adjusting its output frequency to correspond to the input frequency (from crystal or clock source), resulting in an accumulated jitter that is limited. This means that the relative deviation for periods of more than one clock cycle is lower than for a single clock cycle.

This is especially important for bus cycles using waitstates and for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.

Two formulas are defined for the (absolute) approximate maximum value of jitter  $D_{\rm m}$  in [ns] dependent on the K2 - factor, the LMB clock frequency  $f_{\rm LMB}$  in [MHz], and the number m of consecutive  $f_{\rm LMB}$  clock periods.

for 
$$(K2 \le 100)$$
 and  $(m \le (f_{LMB}[MHz])/2)$ 

$$|Dm[ns]| = \left(\frac{740}{K2 \times f_{LMB}[MHz]} + 5\right) \times \left(\frac{(1 - 0, 01 \times K2) \times (m - 1)}{0, 5 \times f_{LMB}[MHz] - 1} + 0, 01 \times K2\right)$$
(2)

else 
$$|Dm[ns]| = \frac{740}{K2 \times f_{LMB}[MHz]} + 5$$
 (3)



With rising number m of clock cycles the maximum jitter increases linearly up to a value of m that is defined by the K2-factor of the PLL. Beyond this value of m the maximum accumulated jitter remains at a constant value. Further, a lower LMB-Bus clock frequency  $f_{\rm LMB}$  results in a higher absolute maximum jitter value.

**Figure 26** gives the jitter curves for several K2 /  $f_{LMB}$  combinations.




Figure 26 Approximated Maximum Accumulated PLL Jitter for Typical LMB-Bus Clock Frequencies  $f_{\text{LMB}}$ 

Note: The specified PLL jitter values are valid if the capacitive load per output pin does not exceed  $C_{\rm L}$  = 20 pF with the maximum driver and sharp edge. In case of applications with many pins with high loads, driver strengths and toggle rates the specified jitter values could be exceeded.

Note: The maximum peak-to-peak noise on the pad supply voltage, measured between  $V_{\rm DDOSC3}$  at pin 106 and  $V_{\rm SSOSC}$  at pin 104, is limited to a peak-to-peak voltage of  $V_{\rm PP}$  = 100 mV for noise frequencies below 300 KHz and  $V_{\rm PP}$  = 40 mV for noise frequencies above 300 KHz.

The maximum peak-to peak noise on the pad supply votage, measured between  $V_{\rm DDOSC}$  at pin 105 and  $V_{\rm SSOSC}$  at pin 104, is limited to a peak-to-peak voltage of  $V_{\rm PP}$  = 100 mV for noise frequencies below 300 KHz and  $V_{\rm PP}$  = 40 mV for noise frequencies above 300 KHz.



These conditions can be achieved by appropriate blocking of the supply voltage as near as possible to the supply pins and using PCB supply and ground planes.



## 5.3.6 JTAG Interface Timing

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Table 21 JTAG Interface Timing Parameters (Operating Conditions apply)

Parameter	Symbol		Values		Unit	Note /
		Min. Typ.		Max.		Test Condition
TCK clock period	t <sub>1</sub> SR	25	_	_	ns	_
TCK high time	t <sub>2</sub> SR	12	_	_	ns	_
TCK low time	t <sub>3</sub> SR	10	_	_	ns	_
TCK clock rise time	$t_4$ SR	_	_	4	ns	_
TCK clock fall time	t <sub>5</sub> SR	_	_	4	ns	-
TDI/TMS setup to TCK rising edge	t <sub>6</sub> SR	6	_	_	ns	_
TDI/TMS hold after TCK rising edge	t <sub>7</sub> SR	6	_	_	ns	-
TDO valid after TCK falling	t <sub>8</sub> CC	_	_	13	ns	C <sub>L</sub> = 50 pF
edge <sup>1)</sup> (propagation delay)	t <sub>8</sub> CC	_	_	3	ns	C <sub>L</sub> = 20 pF
TDO hold after TCK falling edge <sup>1)</sup>	t <sub>18</sub> CC	2	_	_	ns	
TDO high imped. to valid from TCK falling edge <sup>1)2)</sup>	t <sub>9</sub> CC	_	_	14	ns	C <sub>L</sub> = 50 pF
TDO valid to high imped. from TCK falling edge <sup>1)</sup>	t <sub>10</sub> CC	_	_	13.5	ns	C <sub>L</sub> = 50 pF

<sup>1)</sup> The falling edge on TCK is used to generate the TDO timing.

<sup>2)</sup> The setup time for TDO is given implicitly by the TCK cycle time.






Figure 27 Test Clock Timing (TCK)




Figure 28 JTAG Timing



## 5.3.7 DAP Interface Timing

The following parameters are applicable for communication through the DAP debug interface.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Table 22 DAP Interface Timing Parameters (Operating Conditions apply)

(operating continuous app.)/								
Parameter	Symbol		Value	S	Unit	Note /		
		Min. Typ. Max.		Max.		Test Condition		
DAP0 clock period	t <sub>11</sub> SR	12.5	_	_	ns	_		
DAP0 high time	t <sub>12</sub> SR	4	_	_	ns	_		
DAP0 low time	t <sub>13</sub> SR	4	_	_	ns	_		
DAP0 clock rise time	t <sub>14</sub> SR	_	_	2	ns	_		
DAP0 clock fall time	t <sub>15</sub> SR	_	_	2	ns	_		
DAP1 setup to DAP0 rising edge	t <sub>16</sub> SR	6	_	-	ns	-		
DAP1 hold after DAP0 rising edge	<i>t</i> <sub>17</sub> SR	6	_	_	ns	-		
DAP1 valid per DAP0 clock period <sup>1)</sup>	t <sub>19</sub> SR	8	_	_	ns	80 MHz, C <sub>L</sub> = 20 pF		
	t <sub>19</sub> SR	10	_	-	ns	40 MHz, C <sub>L</sub> = 50 pF		

<sup>1)</sup> The Host has to find a suitable sampling point by analyzing the sync telegram response.




Figure 29 Test Clock Timing (DAP0)






Figure 30 DAP Timing Host to Device




Figure 31 DAP Timing Device to Host



## 5.3.8 Peripheral Timings

Note: Peripheral timing parameters are not subject to production test. They are verified by design / characterization.

## 5.3.8.1 Micro Link Interface (MLI) Timing




Figure 32 MLI Interface Timing

Note: The generation of RREADYx is in the input clock domain of the receiver. The reception of TREADYx is asynchronous to TCLKx.



**Table 23** MLI Transmitter/Receiver Timing (Operating Conditions apply), C<sub>1</sub> = 50 pF

Parameter	Symbol			Unit	Note /		
			Min.	Тур.	Max.		Test Co ndition
MLI Transmitter Timing							
TCLK clock period	<i>t</i> <sub>10</sub>	CC	$2 \times T_{\rm MLI}$	_	_	ns	1)
TCLK high time	t <sub>11</sub>	СС	$0.45 \times t_{10}$	$0.5 \times t_{10}$	$0.55 \times t_{10}$	ns	2)3)
TCLK low time	t <sub>12</sub>	CC	$0.45 \times t_{10}$	$0.5 \times t_{10}$	$0.55 \times t_{10}$	ns	2)3)
TCLK rise time	t <sub>13</sub>	CC	_	_	4)	ns	_
TCLK fall time	t <sub>14</sub>	CC	_	_	4)	ns	_
TDATA/TVALID output delay time	t <sub>15</sub>	CC	-3	_	4.4	ns	_
TREADY setup time to TCLK rising edge	t <sub>16</sub>	SR	18	_	_	ns	_
TREADY hold time from TCLK rising edge	t <sub>17</sub>	SR	0	_	_	ns	_
MLI Receiver Timing	I		I.	I	II.		
RCLK clock period	t <sub>20</sub>	SR	$1 \times T_{\mathrm{MLI}}$	_	_	ns	1)
RCLK high time	t <sub>21</sub>	SR	_	$0.5 \times t_{20}$	_	ns	5)6)
RCLK low time	t <sub>22</sub>	SR	_	$0.5 \times t_{20}$	_	ns	5)6)
RCLK rise time	t <sub>23</sub>	SR	_	_	4	ns	7)
RCLK fall time	t <sub>24</sub>	SR	_	_	4	ns	7)
RDATA/RVALID setup time to RCLK falling edge	t <sub>25</sub>	SR	4.2	_	_	ns	_
RDATA/RVALID hold time from RCLK rising edge	t <sub>26</sub>	SR	2.2	_	_	ns	_
RREADY output delay time	t <sub>27</sub>	СС	0	_	16	ns	_

<sup>1)</sup>  $T_{\text{MLImin.}} = T_{\text{SYS}} = 1/f_{\text{SYS}}$ . When  $f_{\text{SYS}} = 80$  MHz,  $t_{10} = 25$  ns and  $t_{20} = 12.5$  ns.

<sup>2)</sup> The following formula is valid:  $t_{11} + t_{12} = t_{10}$ 

<sup>3)</sup> The min./max. TCLK low/high times  $t_{11}/t_{12}$  include the PLL jitter of  $f_{\rm SYS}$ . Fractional divider settings must be regarded additionally to  $t_{11}/t_{12}$ .

<sup>4)</sup> For high-speed MLI interface, strong driver sharp edge selection (class A2 pad) is recommended for TCLK.

<sup>5)</sup> The following formula is valid:  $t_{21} + t_{22} = t_{20}$ 

<sup>6)</sup> The min. and max. value of is parameter can be adjusted by considering the other receiver timing parameters.



7) The RCLK max. input rise/fall times are best case parameters for f<sub>SYS</sub> = 80 MHz. For reduction of EMI, slower input signal rise/fall times can be used for longer RCLK clock periods.

### 5.3.8.2 Micro Second Channel (MSC) Interface Timing

**Table 24** MSC Interface Timing (Operating Conditions apply),  $C_L = 50 \text{ pF}$ 

Parameter	Sym	lodi	'	/alues	Unit	Note /	
			Min.	Тур.	Max.		Test Con dition
FCLP clock period <sup>1)2)</sup>	t <sub>40</sub>	CC	$2 \times T_{\rm MSC}^{3)}$	-	_	ns	_
SOP/ENx outputs delay from FCLP rising edge	t <sub>45</sub>	СС	-10		10	ns	_
SDI bit time	t <sub>46</sub>	CC	$8 \times T_{MSC}$		_	ns	_
SDI rise time	t <sub>48</sub>	SR			100	ns	_
SDI fall time	t <sub>49</sub>	SR			100	ns	_

- 1) FCLP signal rise/fall times are the same as the A2 Pads rise/fall times.
- 2) FCLP signal high and low can be minimum 1  $\times$   $T_{\rm MSC}.$
- 3)  $T_{\text{MSCmin}} = T_{\text{SYS}} = 1/f_{\text{SYS}}$ . When  $f_{\text{SYS}} = 80$  MHz,  $t_{40} = 25$  ns




Figure 33 MSC Interface Timing

Note: Sample the data at SOP with the falling edge of FCLP in the target device.

# 5.3.8.3 SSC Master / Slave Mode Timing



**Table 25** SSC Master/Slave Mode Timing (Operating Conditions apply), C<sub>1</sub> = 50 pF

Parameter	Symbol			Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Con dition
Master Mode Timing							
SCLK clock period	t <sub>50</sub>	CC	$2 \times T_{\rm SSC}$	-	_	ns	1)2)3)
MTSR/SLSOx delay from SCLK rising edge	t <sub>51</sub>	CC	0	_	8	ns	_
MRST setup to SCLK falling edge	t <sub>52</sub>	SR	13	_	_	ns	3)
MRST hold from SCLK falling edge	t <sub>53</sub>	SR	0	_	_	ns	3)
Slave Mode Timing							
SCLK clock period	t <sub>54</sub>	SR	$4 \times T_{\rm SSC}$	_	_	ns	1)3)
SCLK duty cycle	t <sub>55</sub> /t <sub>54</sub>	SR	45	-	55	%	_
MTSR setup to SCLK latching edge	t <sub>56</sub>	SR	$T_{\rm SSC}$ + 5	_	_	ns	3)4)
MTSR hold from SCLK latching edge	t <sub>57</sub>	SR	<i>T</i> <sub>SSC</sub> + 5	_	_	ns	3)4)
SLSI setup to first SCLK latching edge	t <sub>58</sub>	SR	<i>T</i> <sub>SSC</sub> + 5	_	_	ns	3)
SLSI hold from last SCLK latching edge	t <sub>59</sub>	SR	7	-	_	ns	_
MRST delay from SCLK shift edge	t <sub>60</sub>	CC	0	-	15	ns	_
SLSI to valid data on MRST	t <sub>61</sub>	CC	_	_	10	ns	_

<sup>1)</sup> SCLK signal rise/fall times are the same as the A2 Pads rise/fall times.

<sup>2)</sup> SCLK signal high and low times can be minimum 1  $\times$   $T_{\rm SSC}$ .

<sup>3)</sup>  $T_{\rm SSCmin}$  =  $T_{\rm SYS}$  = 1/ $f_{\rm SYS}$ . When  $f_{\rm SYS}$  = 80 MHz,  $t_{\rm 50}$  = 25 ns.

<sup>4)</sup> Fractional divider switched off, SSC internal baud rate generation used.






Figure 34 SSC Master Mode Timing




Figure 35 SSC Slave Mode Timing



## 5.4 Package and Reliability

## 5.4.1 Package Parameters

Table 26 Thermal Parameters (Operating Conditions apply)

Device	Package	R <sub>⊙JCT</sub> 1)	R <sub>⊙JCB</sub> <sup>1)</sup>	R <sub>⊙JLeads</sub> 1)	Unit	Note
TC1767	PG-LQFP-176-5	6.5	5.5	23	K/W	

1) The top and bottom thermal resistances between the case and the ambient  $(R_{\mathsf{TCAT}}, R_{\mathsf{TCAB}})$  are to be combined with the thermal resistances between the junction and the case given above  $(R_{\mathsf{TJCT}}, R_{\mathsf{TJCB}})$ , in order to calculate the total thermal resistance between the junction and the ambient  $(R_{\mathsf{TJA}})$ . The thermal resistances between the case and the ambient  $(R_{\mathsf{TCAT}}, R_{\mathsf{TCAB}})$  depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation:  $T_{\rm J}$  =  $T_{\rm A}$  +  $R_{\rm TJA} \times P_{\rm D}$ , where the  $R_{\rm TJA}$  is the total thermal resistance between the junction and the ambient. This total junction ambient resistance  $R_{\rm TJA}$  can be obtained from the upper four partial thermal resistances.

Thermal resistances as measured by the 'cold plate method' (MIL SPEC-883 Method 1012.1).



## 5.4.2 Package Outline




Figure 36 PG-LQFP-176-5, Plastic Green Low Profile Quad Flat Package

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <a href="http://www.infineon.com/products">http://www.infineon.com/products</a>.



## 5.4.3 Flash Memory Parameters

The data retention time of the TC1767's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

Table 27 Flash Parameters

Parameter	Symbol		Value	es	Unit	Note /	
		Min.	Min. Typ.			Test Condition	
Program Flash Retention Time, Physical Sector <sup>1)2)</sup>	t <sub>RET</sub> CC	20	_	_	years	Max. 1000 erase/program cycles	
Program Flash Retention Time Logical Sector <sup>1)2)</sup>	$t_{RETL}CC$	20	_	_	years	Max. 100 erase/program cycles	
Data Flash Endurance per 32 KB Sector	$N_{E}$ CC	30 000	_	_	cycles	Max. data retention time 5 years	
Data Flash Endurance, EEPROM Emulation (4 × 16 KB)	N <sub>E8</sub> CC	120000	_	_	cycles	Max. data retention time 5 years	
Programming Time per Page <sup>3)</sup>	t <sub>PR</sub> CC	_	_	5	ms	_	
Program Flash Erase Time per 256-KB Sector	$t_{ERP}$ CC	_	_	5	S	$f_{\text{CPU}}$ = 133 MHz	
Data Flash Erase Time for 2 x 32-KB Sector	t <sub>ERD</sub> CC	_	_	2.5	S	$f_{\text{CPU}}$ = 133 MHz	
Wake-up time	t <sub>WU</sub> CC	_	_	4000/f <sub>CPU</sub> +180	μS	_	

<sup>1)</sup> Storage and inactive time included.

<sup>2)</sup> At average weighted junction temperature  $T_{\rm j}$  = 100°C, or the retention time at average weighted temperature of  $T_{\rm j}$  = 110°C is minimum 10 years, or the retention time at average weighted temperature of  $T_{\rm i}$  = 150°C is minimum 0.7 years.

In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes additional 5 ms.



## 5.4.4 Quality Declarations

Table 28 Quality Parameters

Parameter	Symbol		Value	es	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Operation Lifetime <sup>1)</sup>	$t_{OP}$	_	_	24000	hours	_2) 3)
ESD susceptibility according to Human Body Model (HBM)	$V_{HBM}$	_	_	2000	V	Conforming to JESD22-A114-B
ESD susceptibility of the LVDS pins	$V_{HBM1}$	_	_	500	V	_
ESD susceptibility according to Charged Device Model (CDM)	$V_{CDM}$	_	_	500	V	Conforming to JESD22-C101-C
Moisture Sensitivity Level	MSL	_	_	3	_	Conforming to Jedec J-STD-020C for 240°C

- 1) This lifetime refers only to the time when the device is powered on.
- 2) For worst-case temperature profile equivalent to:

2000 hours at  $T_{i}$  = 150°C

16000 hours at  $T_i = 125^{\circ}$ C

6000 hours at  $T_{i} = 110^{\circ}$ C

3) This 30000 hours worst-case temperature profile is also covered:

300 hours at  $T_i$  = 150°C

1000 hours at  $T_i = 140^{\circ}$ C

1700 hours at  $T_{\rm i}$  = 130°C

24000 hours at  $T_i = 120^{\circ}$ C

3000 hours at  $T_i = 110^{\circ}$ C

www.infineon.com

Published by Infineon Technologies AG

单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon Technologies(英飞凌)