

# ADVANCED SMARTRECTIFIER™ CONTROL IC

#### **Features**

- · Secondary side high speed SR controller
- DCM, CrCM flyback and Resonant half-bridge topologies
- 200 V proprietary IC technology
- Max 500 KHz switching frequency
- Anti-bounce logic and UVLO protection
- 7 A peak turn off drive current
- Micropower start-up & ultra low quiescent current
- 10.7 V gate drive clamp
- 50ns turn-off propagation delay
- Vcc range from 11.3 V to 20 V
- Direct sensing of MOSFET drain voltage
- Enable function synchronized with MOSFET VDS transition
- Cycle by Cycle MOT Check Circuit prevents multiple false trigger GATE pulses
- Lead-free
- Compatible with 0.3 W Standby, Energy Star, CECP, etc.

### **Product Summary**

Topology	Flyback, Resonant Half-bridge
VD	200 V
V <sub>OUT</sub>	10.7 V
I <sub>o+</sub> & I <sub>o-</sub> (typ.)	+2 A & -7 A
Turn on Propagation Delay (typ.)	60 ns
Turn off Propagation Delay (typ.)	50 ns

**Package Options** 



Nov 6, 2013

# **Typical Applications**

 LCD & PDP TV, Telecom SMPS, AC-DC adapters, ATX SMPS, Server SMPS

## **Ordering Information**

5 5 411 1		Standard F	Pack	<b>2</b> 14 <b>5</b> 4N
Base Part Number	Package Type	Form	Quantity	Complete Part Number
ID 4 4 0 = 0 4 0	SOIC8N	Tube/Bulk	95	IR11672ASPBF
IR11672AS	IR11672AS SOIC6N		2500	IR11672ASTRPBF

www.irf.com © 2013 International Rectifier



# **Typical Connection Diagram**






Table of Contents	Page				
Ordering Information	1				
Description	4				
Absolute Maximum Ratings	5				
Electrical Characteristics	6				
Functional Block Diagram	8				
Input / Output Pin Equivalent Circuit Diagram					
Lead Definitions	10				
Lead Assignments	10				
Detailed Pin Description	11				
Application Information and Additional Details	12				
Package Details					
Tape and Reel Details	24				
Part Marking Information					
Qualification Information	26				



### Description

IR11672A is a smart secondary-side driver IC designed to drive N-Channel power MOSFETs used as synchronous rectifiers in isolated Flyback and resonant half-bridge converters. The IC can control one or more paralleled N-MOSFETs to emulate the behavior of Schottky diode rectifiers. The drain to source voltage is sensed differentially to determine the polarity of the current and turn the power switch on and off in proximity of the zero current transition. The cycle-by-cycle MOT protection circuit can automatically detect no load condition and turn off gate driver output to avoid negative current flowing through the MOSFETs. Ruggedness and noise immunity are accomplished using an advanced blanking scheme and double-pulse suppression which allow reliable operation in all operating modes.

www.irf.com © 2013 International Rectifier Nov 6, 2013



## **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Parameters	Symbol	Min.	Max.	Units	Remarks
Supply Voltage	V <sub>CC</sub>	-0.3	20		
Enable Voltage	V <sub>EN</sub>	-0.3	20		
Cont. Drain Sense Voltage	$V_D$	-3	200	V	
Pulse Drain Sense Voltage	$V_D$	-5	200	V	
Source Sense Voltage	Vs	-3	20		
Gate Voltage	$V_{GATE}$	-0.3	20		V <sub>CC</sub> =20V, Gate off
Operating Junction Temperature	TJ	-40	150	°C	
Storage Temperature	Ts	-55	150	C	
Thermal Resistance	R <sub>□JA</sub>		128	°C/W	SOIC-8
Package Power Dissipation	P <sub>D</sub>		970	mW	SOIC-8, T <sub>AMB</sub> =25°C
Switching Frequency	fsw	•	500	kHz	

## **Recommended Operating Conditions**

For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units
$V_{CC}$	Supply voltage	11.4	18	\/
$V_{D}$	Drain Sense Voltage	-3	200	V
Τ <sub>J</sub>	Junction Temperature	-25	125	°C
Fsw	Switching Frequency		500	kHz

## **Recommended Component Values**

Symbol	Component	Min.	Max.	Units
R <sub>MOT</sub>	MOT pin resistor value	5	75	kΩ



# **Electrical Characteristics**

 $V_{CC}$ =15 V and  $T_A$  = 25 °C unless otherwise specified. The output voltage and current ( $V_O$  and  $I_O$ ) parameters are referenced to GND (pin7).

**Supply Section** 

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Supply Voltage Operating Range	Vcc	11.4		18		GBD
V <sub>CC</sub> Turn On Threshold	V <sub>CC ON</sub>	9.8	10.55	11.3	.,	
V <sub>CC</sub> Turn Off Threshold (Under Voltage Lock Out)	V <sub>CC UVLO</sub>	8.4	9	9.7	V	
V <sub>CC</sub> Turn On/Off Hysteresis	V <sub>CC HYST</sub>		1.55			
Operating Current			8.5	10		C <sub>LOAD</sub> =1nF,f <sub>SW</sub> =400kHz
Operating Current	I <sub>CC</sub>		50	65	mA	C <sub>LOAD</sub> =10nF,f <sub>SW</sub> =400kHz
Quiescent Current	I <sub>QCC</sub>		1.8	2.2		
Start-up Current	I <sub>CC START</sub>		100	200		V <sub>CC</sub> =V <sub>CC ON</sub> - 0.1V
Sleep Current	I <sub>SLEEP</sub>		150	200	μA	V <sub>EN</sub> =0V, V <sub>CC</sub> =15V
Enable Voltage High	V <sub>ENHI</sub>	2.15	2.70	3.2	\/	
Enable Voltage Low	V <sub>ENLO</sub>	1.2	1.6	2.0	V	
Enable Pull-up Resistance	R <sub>EN</sub>		1.5		ΜΩ	GBD

**Comparator Section** 

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
		-7	-3.5	0		$OVT = 0V, V_S=0V$
Turn-off Threshold	$V_{TH1}$	-14	-9.5	-6		OVT floating, V <sub>S</sub> =0V
		-22	-18	-14	mV	$OVT = VCC, V_S = 0V$
Turn-on Threshold	$V_{TH2}$	-150		-50		
Hysteresis	V <sub>HYST</sub>		55			
Janua Dina Cumant	I <sub>IBIAS1</sub>		1	7.5		$V_D = -50 \text{mV}$
Input Bias Current	I <sub>IBIAS2</sub>		30	100	μA	V <sub>D</sub> = 200V
Comparator Input Offset	V <sub>OFFSET</sub>			2	mV	GBD
Input CM Voltage Range	V <sub>CM</sub>	-0.15		2	V	

### **One-Shot Section**

5.10 5.101 505.1011						
Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Blanking pulse duration	t <sub>BLANK</sub>	9	17	25	μs	
Reset Threshold			2.5		V	V <sub>CC</sub> =10V – GBD
	$V_{TH3}$		5.4			V <sub>CC</sub> =20V – GBD
Hysteresis	V <sub>HYST3</sub>		40		mV	V <sub>CC</sub> =10V – GBD



# **Electrical Characteristics**

 $V_{CC}$ =15 V and  $T_A$  = 25 °C unless otherwise specified. The output voltage and current ( $V_O$  and  $I_O$ ) parameters are referenced to GND (pin7).

### **Minimum On Time Section**


Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Minimum on time	_	190	240	290	ns	$R_{MOT} = 5k\Omega, V_{CC} = 12V$
	I ONmin	2.48	3.1	3.72	μs	$R_{MOT} = 75k\Omega, V_{CC} = 12V$

#### **Gate Driver Section**

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Gate Low Voltage	$V_{GLO}$		0.3	0.5		I <sub>GATE</sub> = 200mA
Gate High Voltage	$V_{GTH}$	9.0	10.7	12.5	V	V <sub>CC</sub> =12V-18V (internally clamped)
Rise Time	t <sub>r1</sub>		18			C <sub>LOAD</sub> = 1nF, V <sub>CC</sub> =12V
Rise Tille	t <sub>r2</sub>		125			C <sub>LOAD</sub> = 10nF, V <sub>CC</sub> =12V
- u -	t <sub>f1</sub>		10			C <sub>LOAD</sub> = 1nF, V <sub>CC</sub> =12V
Fall Time	t <sub>f2</sub>		30		ns	C <sub>LOAD</sub> = 10nF, V <sub>CC</sub> =12V
Turn on Propagation Delay	t <sub>Don</sub>		60	95		V <sub>DS</sub> to V <sub>GATE</sub> -100mV overdrive
Turn off Propagation Delay	$t_{Doff}$		50	75		V <sub>DS</sub> to V <sub>GATE</sub> -100mV overdrive
Pull up Resistance	$r_{up}$		4			I <sub>GATE</sub> = 1A – GBD
Pull down Resistance	r <sub>down</sub>		0.7		Ω	I <sub>GATE</sub> = -200mA
Output Peak Current(source)	I <sub>O source</sub>		2		_	C 40=F CDD
Output Peak Current (sink)	I <sub>O sink</sub>		7		A	C <sub>LOAD</sub> = 10nF – GBD





# **Functional Block Diagram**







I/O Pin Equivalent Circuit Diagram












# **Lead Definitions**

PIN#	Symbol	Description						
1	VCC	Supply Voltage						
2	OVT	Offset Voltage Trimming						
3	MOT	Minimum On Time						
4	EN	Enable						
5	VD	FET Drain Sensing						
6	VS	FET Source Sensing						
7	GND	Ground						
8	VGATE	Gate Drive Output						

**Lead Assignments** 





## **Detailed Pin Description**

#### **VCC: Power Supply**

This is the supply voltage pin of the IC and it is monitored by the under voltage lockout circuit. It is possible to turn off the IC by pulling this pin below the minimum turn off threshold voltage, without damage to the IC.

To prevent noise problems, a bypass ceramic capacitor connected to Vcc and COM should be placed as close as possible to the IR11672A. This pin is internally clamped.

### **OVT: Offset Voltage Trimming**

The OVT pin will program the amount of input offset voltage for the turn-off threshold V<sub>TH1</sub>.

The pin can be optionally tied to ground, to VCC or left floating, to select 3 ranges of input offset trimming.

This programming feature allows for accommodating different R<sub>DSon</sub> MOSFETs.

#### **MOT: Minimum On Time**

The MOT programming pin controls the amount of minimum on time. Once  $V_{TH2}$  is crossed for the first time, the gate signal will become active and turn on the power FET. Spurious ringings and oscillations can trigger the input comparator off. The MOT blanks the input comparator keeping the FET on for a minimum time.

The MOT is programmed between 200ns and 3us (typ.) by using a resistor referenced to COM.

#### **EN: Enable**

This pin is used to activate the IC "sleep" mode by pulling the voltage level below 1.6V (typ). In sleep mode the IC will consume a minimum amount of current. All switching functions will be disabled and the gate will be inactive. The EN pin voltage cannot linger between the Enable low and Enable high thresholds. The pin is intended to operate as a switch with the pin voltage either above or below the threshold range. The Enable control pin (EN) is not intended to operate at high frequency. For proper operation, EN positive pulse width needs to be longer than 20µs, EN negative pulse width needs to be longer than 10µs. Please refer to Figure 12B for the definition of EN pulse width.

#### **VD: Drain Voltage Sense**

VD is the voltage sense pin for the power MOSFET Drain. This is a high voltage pin and particular care must be taken in properly routing the connection to the power MOSFET drain.

Additional filtering and or current limiting on this pin are not recommended as it would limit switching performance of the IC.

#### VS: Source Voltage Sense

VS is the differential sense pin for the power MOSFET Source. This pin must not be connected directly to the power ground pin (7) but must be used to create a Kelvin contact as close as possible to the power MOSFET source pin.

#### **GND: Ground**

This is ground potential pin of the integrated control circuit. The internal devices and gate driver are referenced to this point.

#### **VGATE: Gate Drive Output**


This is the gate drive output of the IC. Drive voltage is internally limited and provides 2A peak source and 7A peak sink capability. Although this pin can be directly connected to the power MOSFET gate, the use of minimal gate resistor is recommended, especially when putting multiple FETs in parallel.

Care must be taken in order to keep the gate loop as short and as small as possible in order to achieve optimal switching performance.



## **Application Information and Additional Details**

#### State Diagram



### **UVLO/Sleep Mode**

The IC remains in the UVLO condition until the voltage on the VCC pin exceeds the VCC turn on threshold voltage,  $V_{CC}$  on. During the time the IC remains in the UVLO state, the gate drive circuit is inactive and the IC draws a quiescent current of  $I_{CC}$  start. The UVLO mode is accessible from any other state of operation whenever the IC supply voltage condition of VCC <  $V_{CC}$  UVLO occurs.

The sleep mode is initiated by pulling the EN pin below 1.6V (typ). In this mode the IC is essentially shut down and draws a very low quiescent supply current.

#### **Normal Mode and Synchronized Enable Function**

The IC enters in normal operating mode once the UVLO voltage has been exceeded and the EN voltage is above  $V_{\text{ENHI}}$  threshold. When the IC enters the Normal Mode from the UVLO Mode, the GATE output is disabled (stays low) until  $V_{\text{DS}}$  exceeds  $V_{\text{TH3}}$  to activate the gate. This ensures that the GATE output is not enabled in the middle of a switching cycle. This logic prevents any reverse currents across the device due to the minimum on time function in the IC. The gate will continuously drive the SR MOSFET after this one-time activation. The Cycle by Cycle MOT protection circuit is enabled in Normal Mode.

### **MOT Protection Mode**

If the secondary current conduction time is shorter than the MOT (Minimum On Time) setting, the next driver output is disabled. This function can avoid reverse current that occurs when the system works at very low duty-cycles or at very light/no load conditions and reduce system standby power consumption by disabling GATE outputs. The Cycle by Cycle MOT Check circuit is always activated under Normal Mode and MOT Protection Mode, so that the IC can automatically resume normal operation once the load increases to a level and the secondary current conduction time is longer than MOT.



## **General Description**

The IR11672A Smart Rectifier IC can emulate the operation of diode rectifier by properly driving a Synchronous Rectifier (SR) MOSFET. The direction of the rectified current is sensed by the input comparator using the power MOSFET R<sub>DSon</sub> as a shunt resistance and the GATE pin of the MOSFET is driven accordingly. Internal blanking logic is used to prevent spurious transitions and guarantee operation in continuous (CCM), discontinuous (DCM) and critical (CrCM) conduction mode.

IR11672A is suitable for Flyback and Resonant Half-Bridge topologies.




Figure 1: Input comparator thresholds

### Flyback Application

The modes of operation for a Flyback circuit differ mainly for the turn-off phase of the SR switch, while the turn-on phase of the secondary switch (which corresponds to the turn off of the primary side switch) is identical.

#### Turn-on phase

When the conduction phase of the SR FET is initiated, current will start flowing through its body diode, generating a negative V<sub>DS</sub> voltage across it. The body diode has generally a much higher voltage drop than the one caused by the MOSFET on resistance and therefore will trigger the turn-on threshold V<sub>TH2</sub>.

At that point the IR11672A will drive the gate of MOSFET on which will in turn cause the conduction voltage VDS to drop down. This drop is usually accompanied by some amount of ringing, that can trigger the input comparator to turn off; hence, a Minimum On Time (MOT) blanking period is used that will maintain the power MOSFET on for a minimum amount of time.

The programmed MOT will limit also the minimum duty cycle of the SR MOSFET and, as a consequence, the max duty cycle of the primary side switch.

#### DCM/CrCM Turn-off phase

Once the SR MOSFET has been turned on, it will remain on until the rectified current will decay to the level where V<sub>DS</sub> will cross the turn-off threshold V<sub>TH1</sub>. This will happen differently depending on the mode of operation.

In DCM the current will cross the threshold with a relatively low dl/dt. Once the threshold is crossed, the current will start flowing again thru the body diode, causing the V<sub>DS</sub> voltage to jump negative. Depending on the amount of residual current, V<sub>DS</sub> may trigger once again the turn on threshold: for this reason V<sub>TH2</sub> is blanked for a certain amount of time (T<sub>BLANK</sub>) after V<sub>TH1</sub> has been triggered.

The blanking time is internally set. As soon as V<sub>DS</sub> crosses the positive threshold V<sub>TH3</sub> also the blanking time is terminated and the IC is ready for next conduction cycle.






Figure 2: Primary and secondary currents and voltages for DCM mode




Figure 3: Primary and secondary currents and voltages for CrCM mode

### **CCM Turn-off phase**

In CCM mode the turn off transition is much steeper and dl/dt involved is much higher. The turn on phase is identical to DCM or CrCM and therefore won't be repeated here.

During the SR FET conduction phase the current will decay linearly, and so will  $V_{DS}$  on the SR FET.

Once the primary switch will start to turn back on, the SR FET current will rapidly decrease crossing  $V_{TH1}$  and turning the gate off. The turn off speed is critical to avoid cross conduction on the primary side and reduce switching losses.

Also in this case a blanking period will be applied, but given the very fast nature of this transition, it will be reset as soon as  $V_{DS}$  crosses  $V_{TH3}$ .






Figure 4: Primary and secondary currents and voltages for CCM mode

The operation waveforms of IR11672A in a flyback converter under CCM mode and DCM/CrCM were shown in Figure 5 and Figure 6 respectively.




Figure 5: Secondary side CCM operation






Figure 6: Secondary side DCM/CrCM operation

## **Resonant Half-Bridge Application**

The typical application circuit of IR11672A in LLC half-bridge is shown in Figure 7.




Figure 7: Resonant half-bridge application circuit

In resonant half-bridge converter, the turn-on phase and turn-off phase is similar to flyback except the current shape is sinusoid. The typical operation waveform can be found below.







Figure 8: Resonant half-bridge operation waveform

### **MOT Protection Mode**

The MOT protection prevents reverse current in SR MOSFET which could happen at light load if the MOT time is set very long. The IC disables the gate output in the protection mode and automatically resume to normal operation as the load increasing to a level where the SR current conduction time is longer than MOT.

This function works in both flyback and resonant half-bridge topologies. Figure 9 is an example in Flyback converter.



**Figure 9: MOT Protection Mode** 



## **Synchronized Enable Function**

Sync Enable function guarantees the VGATE always starts switching at the beginning of a switching cycle. This function works in both flyback and resonant half-bridge topologies. Figure 10 is an example in resonant half-bridge converter.




Figure 10: Synchronized Enable Function (resonant half-bridge)

## **General Timing Waveform**




Figure 11: Vcc UVLO




Figure 12A: Timing waveform







Figure 12B: Enable timing waveform








Figure 13: Supply Current vs. Supply Voltage

Figure 14: Undervoltage Lockout vs. Temperature




Figure 15: Icc Quiescent Current vs. Temperature





Figure 16: Icc Supply Currrent @1nF Load vs. Temperature










Figure 18: V<sub>TH2</sub> vs. Temperature




Figure 19: Comparator Hysteresis vs. Temperature





Figure 20: V<sub>TH1</sub> vs. Temperature and Common Mode (OVT=Floating)








Figure 22: MOT vs Temperature




Figure 23: Enable Threshold vs. Temperature





Figure 24: Turn-on and Turn-off Propagation Delay vs. Temperature




# Package Details: SOIC8N






# Tape and Reel Details: SOIC8N



#### CARRIER TAPE DIMENSION FOR 8SOICN

	Metric		Imperial	
Code	Min	Max	Min	Max
Α	7.90	8.10	0.311	0.318
В	3.90	4.10	0.153	0.161
C	11.70	12.30	0.46	0.484
D	5.45	5.55	0.214	0.218
E	6.30	6.50	0.248	0.255
F	5.10	5.30	0.200	0.208
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062




### **REEL DIMENSIONS FOR 8SOICN**

	Metric		Imperial	
Code	Min	Max	Min	Max
Α	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
Н	12.40	14.40	0.488	0.566



# **Part Marking Information**





### Qualification Information<sup>†</sup>

Qualification information				
Qualification Level		Industrial <sup>††</sup>		
		Comments: This family of ICs has passed JEDEC's Industrial		
		qualification. IR's Consumer qualification level is granted		
		extension of the higher Industrial level.		
Moisture Sensitivity Level		MSL2 <sup>†††</sup> 260°C		
		(per IPC/JEDEC J-STD-020)		
ESD	Machine Model	Class B		
		(per JEDEC standard JESD22-A115)		
230	Human Body Model	Class 2		
		(per EIA/JEDEC standard EIA/JESD22-A114)		
IC Latch-Up Test		Class I, Level A		
		(per JESD78)		
RoHS Compliant		Yes		

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center <a href="http://www.irf.com/technical-info/">http://www.irf.com/technical-info/</a>

### **WORLD HEADQUARTERS:**

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

www.irf.com

© 2013 International Rectifier

单击下面可查看定价,库存,交付和生命周期等信息

- >>Infineon Technologies(英飞凌)
- >>点击查看相关商品