

6ED2230S12T

1200 V Three Phase Gate Driver with Integrated Bootstrap Diode and OCP

Features

- Infineon Thin-Film-SOI technology
- Fully operational to +1200 V
- Integrated Ultra‐fast Bootstrap Diode
- Floating channel designed for bootstrap operation
- Output source/sink current capability +0.35 A/‐0.65 A
- (Pulse width is up 700 ns) given by SOI-technology • Tolerant to negative transient voltage up to -100 V
- Undervoltage lockout for both channels
- 3.3 V, 5 V, and 15 V input logic compatible
- Over current protection with ±5% ITRIP threshold
- Fault reporting, automatic Fault clear and Enable function on the same pin (RFE)
- Matched propagation delay for all channels
- Integrated 460 ns deadtime protection
- Shoot-through (cross-conduction) protection

Typical applications

- Industrial Drives
- Embedded inverters for Motor Control in Pumps, Fans.
- Commercial and Lite Commercial Air Conditioning

Description

The 6ED2230S12T is a high voltage, high speed IGBT with three independent high side and low side referenced output channels for three phase applications. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or TTL outputs, down to 3.3 V logic. An over‐current protection (OCP) function which terminates all six outputs can also be derived from this resistor. An open drain FAULT signal is provided to indicate that an over-current or undervoltage shutdown has occurred. Fault conditions are cleared automatically after a delay programmed externally via an RC network. The output drivers feature a high-pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive N-channel power MOSFETs or IGBTs in the high side configuration which operates up to 1200 V. Propagation delays are matched to simplify the HVIC's use in high frequency applications.

Figure 1 Typical connection diagram

Product summary

- VOFFSET
- V_{CC}

Package

- $I_{O+/-}$ (typ.)
- $t_{\text{on/off}}$ (typ.)
- $= 0.35 A/0.65 A$

≤ 1200 V $= 13 V - 20 V$

- = 700 ns/650 ns
- Deadtime (typ.)

$= 460$ ns

DSO-24 (DSO-28 with 4 pins removed)

Device information

Device information

Also available for die sales as 'Sawn Wafer on Film' with part number 6ED2230S12C. Please contact Infineon for more information. 1

Table of contents

Table of contents

Block diagram

1 Block diagram

Figure 2 Functional block diagram

Lead configuration

2 Lead configuration

Table 1 Lead definitions

Figure 3 Lead Assignments

Absolute maximum ratings

3 Absolute maximum ratings

Table 2 Absolute maximum ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Recommended operating conditions

4 Recommended operating conditions

Table 3 Recommended operating conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with supplies of (VCC - COM) = (VB - VS) = 15 V.

¹ Logic operation for VS of -8 V to 1200 V. Logic state held for Vs of -8 V to -VBS

² In case VCC > VB there is an additional power dissipation in the internal bootstrap diode between pins VCC and VBx. Insensitivity of bridge output to negative transient voltage up to –100 V is not subject to production test – verified by design / characterization.

Electrical characteristics

5 Electrical characteristics

5.1 Static electrical characteristics

Table 4 Static electrical characteristics

(VCC - COM) = (VB - VS) = 15 V. TA = 25 °C unless otherwise specified. The VIN and IIN parameters are referenced to COM. The VO and IO parameters are referenced to respective VS and COM and are applicable to the respective output leads HO or LO. The VCCUV parameters are referenced to COM. The VBSUV parameters are referenced to VS.

Electrical characteristics

Table 4 Static electrical characteristics (continued)

(VCC - COM) = (VB - VS) = 15 V. TA = 25 °C unless otherwise specified. The VIN and IIN parameters are referenced to COM. The VO and IO parameters are referenced to respective VS and COM and are applicable to the respective output leads HO or LO. The VCCUV parameters are referenced to COM. The VBSUV parameters are referenced to VS.

Please refer to Application Section for integrated bootstrap diode description.

5.2 Dynamic electrical characteristics

Table 5 Dynamic electrical characteristics

 V_{CC} = V_B = 15 V, V_S = COM, T_A = 25 °C, and C_L = 1000 pF unless otherwise specified.

Electrical characteristics

Table 5 Dynamic electrical characteristics (continued)

 V_{CC} = V_{B} = 15 V, V_{S} = COM, T_{A} = 25 °C, and C_L = 1000 pF unless otherwise specified.

6 Application information and additional details

Information regarding the following topics are included as subsections within this section of the datasheet.

- IGBT/MOSFET gate drive
- Switching and timing relationships
- Deadtime
- Matched propagation delays
- Input logic compatibility
- Undervoltage lockout protection
- Shoot-Through protection
- Enable input
- Fault reporting and programmable fault clear timer
- Over-Current protection
- Truth table: Undervoltage lockout, ITRIP, and ENABLE
- Advanced input filter
- Short-Pulse / Noise rejection
- Integrated bootstrap diodes
- Negative V_S transient SOA
- PCB layout tips
- Additional documentation

6.1 IGBT/MOSFET gate drive

The 6ED2230S12T HVICs are designed to drive MOSFET or IGBT power devices. **Figure 4** and **[Figure 5](#page-11-0)** illustrate several parameters associated with the gate drive functionality of the HVIC. The output current of the HVIC, used to drive the gate of the power switch, is defined as IO. The voltage that drives the gate of the external power switch is defined as VHO for the high-side power switch and VLO for the low-side power switch; this parameter is sometimes generically called VOUT and in this case does not differentiate between the high-side or low-side output voltage.

Figure 4 HVIC sourcing current

Application information and additional details

Figure 5 HVIC sinking current

6.2 Switching and timing relationships

The relationships between the input and output signals of the 6ED2230S12T are illustrated below in **Figure 6**. From these figures, we can see the definitions of several timing parameters (i.e., PWIN, PWOUT, tON, tOFF, tR, and tF) associated with this device.

Figure 6 Switching time waveformsInput/output timing diagram

[Figure 7](#page-12-0) an **[Figure 8](#page-12-0)** illustrate the timing relationships of some of the functionality of the 6ED2230S12T; this functionality is described in further detail later in this document.

During interval A of **[Figure 7](#page-12-0)**, the HVIC has received the command to turn-on both the high- and low-side switches at the same time; as a result, the shoot-through protection of the HVIC has prevented this condition. HVIC is keeping on output channel that is already on ignoring the $2nd$ input signal.

Interval B of **[Figure 7](#page-12-0)** an **[Figure 8](#page-12-0)** shows that the signal on the ITRIP input pin has gone from a low to a high state; as a result, all of the gate drive outputs have been disabled (i.e., see that HO has returned to the low state; LO is also held low), and a fault condition is reported on the RFE pin, which goes 0V. Once the ITRIP input has returned to the low state, the output will remain disabled and the fault condition reported until the voltage on the RFE pin charges up to VRFE+ threshold; the charging characteristics are dictated by the RC network attached to the RFE pin. After fault clear time HVIC is waiting for a new input signal on LIN/HIN before activate the output stage (LO/HO).

During interval C of **[Figure 7](#page-12-0)** an **[Figure 9](#page-12-0)**, we can see that the RFE pin has been pulled low (as is the case when the driver IC has received a command from the control IC to shutdown); these results in the outputs (HO and LO) being held in the low state until the RFE pin is pulled high. After an enable event HVIC will wait for a new input signal on LIN/HIN before activate the output stage (LO/HO).

Application information and additional details

Figure 7 Input/output timing diagram

Figure 8 Detailed view of B interval

Figure 9 Detailed view of C interval

6.2.1 Deadtime

This HVIC features integrated deadtime protection circuitry. The deadtime for these ICs is fixed; other ICs within Infineon's HVIC portfolio feature programmable deadtime for greater design flexibility. The deadtime feature inserts a time period (a minimum deadtime) in which both the high- and low-side power switches are held off; this is done to ensure that the power switch being turned off has fully turned off before the second power

Application information and additional details

switch is turned on. This minimum deadtime is automatically inserted whenever the external deadtime is shorter than DT; external deadtimes larger than DT are not modified by the gate driver.

6.2.2 Matched propagation delays

The 6ED2230S12T HVIC is designed with propagation delay matching circuitry. With this feature, the IC's response at the output to a signal at the input requires approximately the same time duration (i.e., tON, tOFF) for both the low-side channels and the high-side channels; the maximum difference is specified by the delay matching parameter (MT). The propagation turn-on delay (tON) of the 6ED2230S12T is matched to the propagation turn-on delay (tOFF).

Figure 10 Delay Matching Waveform Definition

6.3 Input logic compatibility

The inputs of this IC are compatible with standard CMOS and TTL outputs. The 6ED2230S12T has been designed to be compatible with 3.3 V and 5 V logic-level signals. **Figure 11** illustrates an input signal to the 6ED2230S12T, its input threshold values, and the logic state of the IC as a result of the input signal.

Figure 11 HIN & LIN input thresholds

6.4 Undervoltage lockout protection

This HVIC provides undervoltage lockout protection on both the VCC (logic and low-side circuitry) power supply and the VBS (high-side circuitry) power supply. **[Figure 12](#page-14-0)** is used to illustrate this concept; VCC (or VBS) is plotted over time and as the waveform crosses the UVLO threshold (VCCUV+/- or VBSUV+/-) the undervoltage protection is enabled or disabled.

Upon power-up, should the VCC voltage fail to reach the VCCUV+ threshold, the IC will not turn-on. Additionally, if the VCC voltage decreases below the VCCUV- threshold during operation, the undervoltage lockout circuitry

will recognize a fault condition and shutdown the high- and low-side gate drive outputs, and the FAULT pin will transition to the low state to inform the controller of the fault condition.

Upon power-up, should the VBS voltage fail to reach the VBSUV threshold, the IC will not turn-on. Additionally, if the VBS voltage decreases below the VBSUV threshold during operation, the undervoltage lockout circuitry will recognize a fault condition, and shutdown the high-side gate drive outputs of the IC.

The UVLO protection ensures that the IC drives the external power devices only when the gate supply voltage is sufficient to fully enhance the power devices. Without this feature, the gates of the external power switch could be driven with a low voltage, resulting in the power switch conducting current while the channel impedance is high; this could result in very high conduction losses within the power device and could lead to power device failure.

Figure 12 UVLO protection

6.5 Shoot-Through protection

The 6ED2230S12T is equipped with shoot-through protection circuitry (also known as cross-conduction prevention circuitry). **Figure 13** shows how this protection circuitry prevents both the high- and low-side switches from conducting at the same time.

Figure 13 Illustration of shoot-through protection circuitry

6.6 Enable input

The 6ED2230S12T provides an enable functionality that allows it to shutdown or enable the HVIC. When the RFE pin is in the high state the HVIC is able to operate normally (assuming no other under voltage fault conditions on Vcc). When the RFE pin is in a low state, the gate drive outputs are pulled low until the enable condition is

restored. The enable circuitry of the 6ED2230S12T features an input filter; the minimum input duration is specified by tFIL, IN. Please refer to the RFE pin parameters VRFE+, VRFE-, and IRFE for the details of its use.

6.7 Fault reporting and programmable fault clear timer

The 6ED2230S12T provides an integrated fault reporting output and an adjustable fault clear timer. There are two situations that would cause the HVIC to report a fault via the RFE pin. The first is an undervoltage condition of VCC and the second is if the ITRIP pin recognizes a fault. Once the fault condition occurs, the RFE pin is internally pulled to Vss and the fault clear timer is activated. The RFE output stays in the low state until the fault condition has been removed and the fault clear timer expires; once the fault clear timer expires, the voltage on the RFE pin will return to its external pull-up voltage.

The length of the fault clear time period (tFLTCLR) is determined by a fix time constant added to exponential charging characteristics of the capacitor where the time constant is set by RRFE and CRFE. **Figure 14** shows that RRFE is connected between the external supply (VDD) and the RFE pin, while CRFE is placed between the RFE and Vss pins.

Figure 14 Programming the fault clear timer

The design guidelines for this network are shown in **Table 6**.

Table 6 Design guidelines

The length of the fault clear time period can be determined by using the formula below.

 $u_c(t) = V_f^*(1-e^{-t/RC})$

tFLTCLR = -(RRFE*CRFE)*ln(1-VRFE**⁺** / VDD) + 160 µs

The voltage on the RFE pin should not exceed the VDD of the uC power supply.

6.8 Over-Current protection

The 6ED2230S12T HVICs are equipped with an ITRIP input pin. This functionality can be used to detect overcurrent events in the DC- bus. Once the HVIC detects an over-current event through the ITRIP pin, the outputs are shutdown, and RFE is pulled to Vss.

The level of current at which the over-current protection is initiated is determined by the resistor network (i.e., R₀, R₁, and R₂) connected to ITRIP as shown in <mark>Figure 15</mark>, and the ITRIP threshold (VITRIP+). The circuit designer will need to determine the maximum allowable level of current in the DC- bus and select ${\sf R}_0, {\sf R}_1,$ and ${\sf R}_2$ such that the voltage at node V_X reaches the over-current threshold (V_{ITRIP+}) at that current level.

Figure 15 Programming the over-current protection

For example, a typical value for resistor R₀ could be 50 mΩ. The voltage of the ITRIP pin should not be allowed to exceed 5 V; if necessary, an external voltage clamp may be used.

6.9 Truth table: Undervoltage lockout, ITRIP, and ENABLE

Table 7 provides the truth table for the 6ED2230S12T. The first line shows that the UVLO for VCC has been tripped; the RFE output has gone low and the gate drive outputs have been disabled. VCCUV is not latched in this case and when VCC is greater than VCCUV, the FAULT output returns the driver is functional.

The second case shows that the UVLO for VBS has been tripped and that the high-side gate drive outputs have been disabled. After VBS exceeds the VBSUV threshold, HO will stay low until the HVIC input receives a new rising transition of HIN. The third case shows the normal operation of the HVIC. The fourth case illustrates that the ITRIP trip threshold has been reached and that the gate drive outputs have been disabled. This condition is stored in the external RC network waiting for fault clear time. The last case shows when the HVIC has received an enable command through the RFE input to shutdown; as a result, the gate drive outputs have been disabled.

Table 7 Truth table

Table 7 Truth table (continued)

6.10 Advanced input filter

The advanced input filter allows an improvement in the input/output pulse symmetry of the HVIC and helps to reject noise spikes and short pulses. This input filter has been applied to the HIN ans LIN inputs. The working principle of the new filter is shown in **Figure 17**.

Figure 16 shows a typical input filter and the asymmetry of the input and output. The upper pair of waveforms (Example 1) show an input signal with a duration much longer than tFIL,IN; the resulting output is approximately the difference between the input signal and tFIL,IN. The lower pair of waveforms (Example 2) show an input signal with a duration slightly longer than tFIL,IN; the resulting output is approximately the difference between the input signal and tFIL, IN.

Figure 17 shows the advanced input filter of the 6ED2230S12T and the symmetry between the input and output. The upper pair of waveforms (Example 1) show an input signal with a duration much longer than tFIL,IN; the resulting output is approximately the same duration as the input signal. The lower pair of waveforms (Example 2) show an input signal with a duration slightly longer than tFIL,IN; the resulting output is approximately the same duration as the input signal.

Figure 17 Advanced input filter

6.11 Short-Pulse / Noise rejection

This device's input filter provides protection against short-pulses (e.g., noise) on the input lines. If the duration of the input signal is less than tFIL,IN, the output will not change states. Example 1 of **Figure 18** shows the input and output in the low state with positive noise spikes of durations less than tFIL,IN; the output does not change states. Example 2 of **Figure 18** shows the input and output in the high state with negative noise spikes of durations less than tFIL,IN; the output does not change states.

Figure 18 Noise rejecting input filters

6.12 Integrated bootstrap diodes

The 6ED2230S12T embeds three integrated ultra-fast bootstrap diodes that allow an alternative drive of the bootstrap supplies for a wide range of applications. The resistance of the diode (RBS) helps to avoid high inrush currents when charging the bootstrap capacitance.

The bootstrap diode is connected between the floating supply VB and VCC (see **Figure 19**).

Figure 19 Simplified bootstrap diode connection

The bootstrap diode is suitable for all PWM modulation schemes, including trapezoidal control, and can be used either in parallel with the external bootstrap network (diode+ resistor) or as a replacement of it.

6.13 Tolerant to negative VS transients

A common problem in today's high-power switching converters is the transient response of the switch node's voltage as the power switches transition on and off quickly while carrying a large current. A typical three phase inverter circuit is shown in **[Figure 20](#page-19-0)**; here we define the power switches and diodes of the inverter.

If the high-side switch (e.g., the IGBT Q1 in **[Figure 21](#page-19-0)** and **[Figure 22](#page-19-0)**) switches off, while the U phase current is flowing to an inductive load, a current commutation occurs from high-side switch (Q1) to the diode (D2) in parallel with the low-side switch of the same inverter leg. At the same instance, the voltage node VS1, swings from the positive DC bus voltage to the negative DC bus voltage.

Figure 20 Three phase inverter

Figure 21 Q1 conducting

Figure 22 D2 conducting

Also when the V phase current flows from the inductive load back to the inverter (see **[Figure 23](#page-20-0)** and **[Figure 24](#page-20-0)**), and Q4 IGBT switches on, the current commutation occurs from D3 to Q4. At the same instance, the voltage node, VS2, swings from the positive DC bus voltage to the negative DC bus voltage.

Figure 24 Q4 conducting

However, in a real inverter circuit the VS voltage swing does not stop at the level of the negative DC bus but instead swings below the level of the negative DC bus. This undershoot voltage is called "negative Vs transient".

The circuit shown in **[Figure 25](#page-21-0)** depicts one leg of the three phase inverter; **[Figure 26](#page-21-0)** and **[Figure 27](#page-21-0)** show a simplified illustration of the commutation of the current between Q1 and D2. The parasitic inductances in the power circuit from the die bonding to the PCB tracks are lumped together in LC and LE for each IGBT. When the high-side switch is on, VS1 is below the DC+ voltage by the voltage drops associated with the power switch and the parasitic elements of the circuit. When the high-side power switch turns off, the load current momentarily flows in the low-side freewheeling diode due to the inductive load connected to VS1 (the load is not shown in these figures). This current flows from the DC- bus (which is connected to the COM pin of the HVIC) to the load and a negative voltage between VS1 and the DC- Bus is induced (i.e., the COM pin of the HVIC is at a higher potential than the VS pin).

Application information and additional details

Figure 27 V_S negative

In a typical motor drive system, dV/dt is typically designed to be in the range of 3-5 V/ns. The negative Vs transient voltage can exceed this range during some events such as short circuit and over-current shutdown, when di/dt is greater than in normal operation.

Infineon's HVICs have been designed for the robustness required in many of today's demanding applications. An indication of the 6ED2230S12T's robustness can be seen in **[Figure 28](#page--1-0)**, where the 6ED2230S12T Safe Operating Area is shown at VBS=15V based on repetitive negative Vs spikes. A negative Vs transient voltage falling in the grey area (outside SOA) may lead to IC permanent damage; viceversa unwanted functional anomalies or permanent damage to the IC do not appear if negative Vs transients fall inside the SOA.

Figure 28 Negative VS transient SOA for 6ED2230S12T @ VBS=15V

Even though the 6ED2230S12T has been shown to be able to handle these large negative Vs transient conditions, it is highly recommended that the circuit designer always limit the negative Vs transients as much as possible by careful PCB layout and component use.

6.14 PCB layout tips

Distance between high and low voltage components: It's strongly recommended to place the components tied to the floating voltage pins (VB and VS) near the respective high voltage portions of the device. Please see the Case Outline information in this datasheet for the details.

Ground Plane: In order to minimize noise coupling, the ground plane should not be placed under or near the high voltage floating side.

Gate Drive Loops: Current loops behave like antennas and are able to receive and transmit EM noise (see **[Figure](#page-23-0) [29](#page--1-0)**). In order to reduce the EM coupling and improve the power switch turn on/off performance, the gate drive loops must be reduced as much as possible. Moreover, current can be injected inside the gate drive loop via the IGBT collector-to-gate parasitic capacitance. The parasitic auto-inductance of the gate loop contributes to developing a voltage across the gate-emitter, thus increasing the possibility of a self turn-on effect.

Figure 29 Antenna loops

Supply Capacitor: It is recommended to place a bypass capacitor (CIN) between the VCC and COM pins. A ceramic 1 μF ceramic capacitor is suitable for most applications. This component should be placed as close as possible to the pins in order to reduce parasitic elements.

Routing and Placement: Power stage PCB parasitic elements can contribute to large negative voltage transients at the switch node; it is recommended to limit the phase voltage negative transients. In order to avoid such conditions, it is recommended to 1) minimize the high-side emitter to low-side collector distance, and 2) minimize the low-side emitter to negative bus rail stray inductance. However, where negative Vs spikes remain excessive, further steps may be taken to reduce the spike. This includes placing a resistor (5 Ω or less) between the VS pin and the switch node (see *[Figure 27](#page-21-0)*), and in some cases using a clamping diode between COM and VS (see **[Figure 31](#page-24-0)**). See DT04-4 at **<http://www.infineon.com>** for more detailed information.

Application information and additional details

Figure 31 V_S clamping diode

6.15 Additional documentation

Several technical documents related to the use of HVICs are available at **<http://www.infineon.com>**; use the Site Search function and the document number to quickly locate them. Below is a short list of some of these documents.

DT97-3: Managing Transients in Control IC Driven Power Stages

AN-1123: Bootstrap Network Analysis: Focusing on the Integrated Bootstrap Functionality

DT04-4: Using Monolithic High Voltage Gate Drivers

AN-978: HV Floating MOS-Gate Driver ICs

Package information

7 Package information

7.1 Package information DSO-24 (DSO-28 4 pins removed)

Figure 32 Package outline

Figure 33 Tape and Reel details

Figure 34 Marking information PG-DSO-24 (DSO-28 4 pins removed)

Qualification information

8 Qualification information

Table 8 Qualification information 1)

¹ Qualification standards can be found at Infineon's web site **www.infineon.com**

Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon sales representative for further information.

³ Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon sales representative for further information.

Related products

9 Related products

Table 9 Related products

Revision history

Revision history

Edition 2020-03-10 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference IFX-kof1522140768476

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie") .

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Downloaded From **[Oneyac.com](https://www.oneyac.com)**

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury

单击下面可查看定价,库存,交付和生命周期等信息

[>>Infineon\(英飞凌\)](https://www.oneyac.com/brand/990.html)