

Resonant controller IC with PFC for LED driver

Datasheet

Rev. 1.3, 2016-01-15

Power Management & Multimarket

Downloaded From [Oneyac.com](https://www.oneyac.com)

Resonant controller IC with PFC for LED driver

Product highlights

- Resonant Controller and PFC within one IC
- Supports universal input and wide output range
- Low count of external components supporting
- small form factors and improved reliability
- All parameters set by simple resistors only Supports outdoor use by extended junction temperature range from -40 °C to +125 °C
- Stable low load operation mode down to 0.1 % of nominal power rating
- Comprehensive set of protection to increase system safety
- Ultra-fast time to light < 200 ms
- Power Factor Correction > 99 %, THD < 5 %
- High efficiency up to 94 %

PFC feature set

- PFC in CrCM mode during nominal load and DCM mode in low load condition down to 0.1 % for operation without audible noise
- Adjustable THD compensation of AC input current even in DCM operation for lowest THD
- Adjustable PFC current limitation

Resonant half bridge feature set

- Fully integrated 650 V high-side driver
- Self-adaptive dead time control of the integrated half bridge driver 500 ns $-1.0 \,\mu s$
- Detection of capacitive operation, overload, short circuitry, output overvoltage and external over temperature protection to detecting hot spots in system
- Improved operation control in magnetic saturation during start-up
- Advanced error detection control

Applications

- LED driver, e.g. commercial or residential lighting systems > 50 W
- Integrated electronic control gear for LED luminaires

Description

The LED Resonant controller ICL5101 is designed to control resonant converter topologies. The PFC stage operates in CrCM and DCM mode, supporting low load conditions.

Integrated high and low side drivers assure a low count of external components, enabling small form factor designs.

ICL5101 parameters are adjusted by simple resistors only, this being the ideal choice to ease the design-in process. A comprehensive set of protection features ensures that the LED driver detects fault conditions, protecting both the LED driver and the LEDload. [Figure 1](#page-1-0)shows a typical application circuit of a 110 W constant voltage LED driver.

Figure 1 Typical Application

Table of Contents

Table of Contents

 $\overline{3}$

1 Pin Configuration and Description

The pin configuration is shownin [Figure 2](#page-3-3)and [PIN Functionality](#page-5-0) [Table 1. Short pin functionality is described below in 1.2.](#page-5-0)

1.1 PG-DSO-16-23 Package

Figure 2 Pin Configuration

1.2 PIN Configuration for PG-DSO-16-23

1.3 PIN Set-Up

The PIN set-up of ICL5101 is shown in [Figure 3.](#page-4-1)

Figure 3 PIN Set-Up

The schematicin [Figure 3](#page-4-1) shows a typical PIN set-up for a PFC / LLC converter

1.4 PIN Functionality

Table 1. Pin Definitions and Functions

Functional Description

2 Functional Description

The functional description provides an overview of the integrated functions, features and their relationships. The parameters and equations provided are based on typical values at $T_A = 25 \degree C$. The corresponding minimum and maximum values are shown inthe [Electrical Characteristics](#page-30-0).

2.1 Introduction

The ICL5101 is a high-performance mixed-signal controller for LED and SMPS applications. The IC is designed for a Power Factor Correction (PFC) close to 1, low THD below 5 %, a maximum efficiency up to 94 % PLUS and a minimal design-in phase due to use resistors only for setting up the IC. The IC is designed to working in ultra-wide and narrow range designs. Furthermore, all parameters are valid in an extended temperature range from -40 °C up to 125 °C – especially frequency and timing. The controller utilizes a variety of protection features, including saturation control during start-up of the resonant converter, external adjustable over temperature, along with open and short load conditions. The ICL5101 includes also a surge protection feature, provides together with the CoolMOS technology a maximum protection against surges and safe components on board. Nevertheless CoolMOS P6 increases the efficiency by a 30% reduced gate charge and the internal gate resistor improves an easy use. For the half bridge is also a 500V CE CoolMOS recommended.

Functional Description

Figure 4 Operating Flowchart for LED Applications

Start-Up

The device is powered through the VCC pin. All device supply voltages are internally generated from VCC voltage. [Typical Start-Up Procedure](#page-11-0) below [Figure 5](#page-11-1) shows a typical start-up procedure of the device. The following subsections describe the phases in detail.

Figure 5 Typical Start-Up Procedure

2.1.1 UVLO to Soft Start

This section describes the operating flow from UVLO to soft start in detail– [Start-Up Procedure from UVLO to](#page-12-1) Soft Start [Figure](#page-12-2)[6](#page-12-2)[. The control of the LED ballast is able to start the operation in less than 100 ms \(Time to](#page-12-1) Light IC is in active mode). This is achieved by the low current consumption during UVLO (I_{VCC} = 130 µA) and start-up hysteresis (I_{VCC} = 160 μ A – defines the start-up resistor) phases. The chip supply stage of the IC is protected against overvoltage via an internal Zener clamping network, which clamps the voltage at 16.3 V and allows a current of 2.5 mA. For clamping currents above 2.5 mA, an external Zener diode from VCC to GND is required.

Figure 6 Start-Up Procedure from UVLO to Soft Start

If V_{CC} exceeds the 10.6 V level and stays below 14.0 V (start-up hysteresis), the IC checks whether the pcb temperature is experiencing over temperature or an output overvoltage is present. Over temperature is checked from a source current of typically $I_{OP3} = -21.3$ µA out of pin 13 OTP (I_{OP}). This current produces a voltage drop of V_{OTP} < 1.6 V (temperature is ok). Over temperature is detected if the voltage at the OTP pin exceeds the V_{OTP} $> 1.6V$ threshold (V_{OTP}).

The output overvoltage is checked by a current of typically $I_{OVP} > 12 \mu A$ via resistors R12 into the OVP pin 12. Output overvoltage is detected if there is no sink current into the OVP pin. This causes a higher source current out of the OTP pin (typically 42.6 µA / 35.4 µA) in order to exceed $V_{\text{OTP}} > 1.6$ V. In the case of over temperature or overvoltage, the IC keeps monitoring until there is an adequate voltage from the OTP or OVP pin.

When V_{CC} exceeds the 14.0 V threshold – by the end of the start-up hysteresis – the IC waits for 80 µs and senses the bus voltage. When the rated bus voltage is in the corridor of 12.5 % < $V_{BUSrated}$ < 105 %, the IC powers up. The IC initiates an UVLO when the chip supply voltage is below V_{CC} < 10.6 V. As soon as the condition of a power-up is fulfilled, the IC starts the inverter gate operation with an internal fixed start-up frequency of 135 kHz. The PFC gate drive starts with a delay of app. 300 µs. Then the bus voltage will be checked for a rated level above 95 % for duration of 80 ms. Now, the IC enters the soft start phase and shifts the frequency from the internal fixed start-up frequency of 135 kHz down to the set RUN frequency.

2.1.2 Soft Start to Run Mode

This section describes the operating flow from soft start to run mode in detail. After the soft start phase is finished, the saturation control phase is entered.

Figure 7 Start-Up Procedure from Soft Start to Run Mode

During saturation control([Start-Up Procedure from Soft Start to Run Mode](#page-13-1)[Figure 7\)](#page-13-2), the operating frequency of the inverter is shifted downward in $t_{typ} = 40$ ms to the run frequency set by a resistor at the pin RFM to GND. The saturation control is activated if the sensed slope at the LSCS pin reaches typically 205 mV/ μ s \pm 25 mV/ μ s and exceeds the 0.8 V threshold. This stops the frequency decreasing and signifies waiting for an adequate output voltage. The saturation control is now continuously monitored by the LSCS pin. The maximum duration of the saturation control procedure is limited to 237 ms. If there is still saturation within this time frame, the saturation control is disabled and the IC changes over to the latched fault mode. Furthermore, in order to reduce the choke size, the saturation control is designed to operate with a choke in magnetic saturation of the RESONANT during start-up. For an operation in magnetic saturation during saturation control mode, the voltage at the shunt at the LSCS pin 2 has to be $V_{LSCS} = 0.80$ V when the output voltage is reached. If the saturation control mode is successfully passed, the IC enters the extended saturation mode The extended saturation mode is a safety mode used in order to prevent a malfunction of the IC due to an instable system. After 625 ms, the IC changes to the run mode([Figure 7](#page-13-2)). The run mode monitors the complete system regarding bus over- and under voltage, open loop, overcurrent of PFC and/or inverter, output overvoltage, over temperature and capacitive load operation.

2.2 Detection Stage

2.2.1 Detection of Over Temperature

Force a shut-off of the IC due to over temperature by using a PTC to GND on pin 13. In the event of an over temperature of the system (in run mode), the current out of the OTP pin 13 $I_{OTP3} = -21.3 \mu A$ charges up a capacitor. If the voltage at the OTP pin 13 exceeds the $V_{OTP3} = 3.2V$ threshold, the controller detects an over temperature and stops the gate drives after a delay of t = 620µs set by an internal timer. The system restarts automatically. The possibility of a latch of the system is happen when it cools down and heat up within 200ms. When system is too hot before startup, the system prevents a power up.

2.2.2 Detection of Output Overvoltage

Overvoltage is detected by measuring the peak levels of the voltage at the AUX winding via an AC current fed into the $\overline{O}VP$ pin 12. If the sensed AC current exceeds 210 μA_{PP} for longer than 620 μs , the status of overvoltage is detected. The OVP fault results in a latched power-down mode (after trying a single restart). The controller continuously monitors the status until the overvoltage status changes.

2.2.3 Detection of Capacitive Mode Operation

RESONANT converter designs should avoid working in capacitive mode operation – not even under abnormal conditions. ICL5101 provides capacitive mode operation detection and latch-off of the system after a single restart for error verification. Resonant converters work in capacitive mode when their switching frequency falls below a critical value. This depends on the loading condition and the input-to-output ratio. They are especially prone to enter capacitive mode when the input voltage is lower than the minimum specified and/or the output is overloaded or shorted. In order to prevent a malfunction in the area of capacitive load during run mode due to certain deviations from the normal load, the IC senses only via the LSCS pin 2.

Capacitive load operation is detected if the voltage at the LSCS pin drops below a first threshold of $V_{LSCGa01} = -$ 50 mV directly before the high-side MOSFET is turned on or exceeds a second threshold of V_{LSCSCap2} = 2.0 V during ON switching of the high-side MOSFET [\(Figure 8\)](#page-14-4). If this overcurrent is present for longer than 620 µs, the IC results a latched power-down mode after trying a single restart.

Figure 8 Capacitive Mode Operation

2.2.4 Surge Protection

Description SURGE Protection

In case of a surge event, the voltage at the BUS capacitors C5 & C8 rises up, the driver stages of the ICL5101 are shut off when VLSCS > 0.8V and VBUS > 109% for longer than 500ns. After the surge the controller restarts automatically when VBUS drops below 109% of the rated voltage. This feature allows driving 500V MOSFETs at the half bridge stage when adequate EMI and DC LINK networking is present. For an effective protection use CooMOS[™] technology.

SURGE Detection

If the bus voltage exceeds: VBUS > 109% and the voltage at the low side current sense pin 2 exceeds: $V_Lscs > 0.8V$ for longer than $t = 500$ ns

SURGE Protection

All Gate Drives OFF

Auto Restart:

VBUS < 109%

Measurement

Surge Event of 1.7kV WITHOUT Varistor VR1

2.2.5 Self-Adapting Dead Time during Gate Drive Activity between HS and LS

The dead time between the turn OFF and turn ON of the RESONANT drivers is self-adapting and is detected by means of switch-off of the high-side MOSFET and the –50 mV threshold of the LSCS voltage(see [Figure 11\)](#page-16-1). The typical range of the dead time adjustment is 500 ns up to 1.0 µs during all operating modes. The start of the dead time measurement is the OFF switching of the high-side MOSFET. The dead time measurement finishes when V_{LSCS} drops below -50 mV for longer than typically 300 ns (internal fixed propagation delay). This time will be stored, the low-side gate driver switches ON. The high-side gate driver turns ON again after OFF switching of the low-side switch and the stored dead time (see copied dead timein [Figure 11](#page-16-1)).

Figure 11 Dead Time ON and OFF of the Inverter Gate Drivers

Functional Description

2.2.6 Short Term Bus Under voltage

Short-term PFC bus under voltage [\(Figure](#page-17-1) 12) is detected if the duration of the under voltage does not exceed 800 ms (timer remains below t < 800 ms). In this case, the PFC and inverter drivers are immediately switched off and the controller continuously monitors the status of the bus voltage in a latched power-down mode (I_{CC} < 170 µA). If the signal at the OVP PIN exceeds 18 µA and the rated bus voltage is above 12.5 % while the timer is below t < 800 ms, the controller restarts from power-up. The timer resets to 0 when entering the run mode.

Figure 12 Bus Under voltage – Short

Functional Description

2.2.7 Long-Term Bus Under voltage

If the bus under voltage exceeds t > 800ms [\(Figure 13\)](#page-18-1) the controller forces an under voltage lock-out (UVLO). The chip supply voltage drops below $V_{CC} = 10.6$ V and the chip supply current is below I_{CC} < 130 µA. When the Vcc voltage exceeds the 10.6 V threshold again, the IC current consumption is below I_{CC} < 160 µA. In this case, the controller resets the timer and restarts with the full start-up procedure, including monitoring, power-up, startup, soft start, saturation control, extended saturation mode and run mode.

Figure 13 Bus Under voltage – Long

2.3 PFC Preconverter

2.3.1 Operation Modes of the PFC Converter

The digitally controlled PFC pre-converter starts with an internally fixed ON time of typically $t_{ON} = 4.0 \mu s$ and variable frequency. The ON time is increased every 280 us (typical) up to a maximum ON time of 24 us. The control switches quite immediately from discontinuous conduction mode (DCM) to critical conduction mode (CrCM) as soon as a sufficient ZCD signal becomes available. The frequency range in CrCM is 22 kHz up to 500kHz, depending on the power ([Figure 14\)](#page-19-2) with a variation in the ON time of 24 $\mu s > t_{ON} > 0.5 \mu s$.

Figure 14 PFC DCM / CrCM vs Power and ON Time

Forlower loa[d](#page-19-3)s (P_{OUTNorm} < 8 % of the normalized load¹) the controller operates in discontinuous conduction mode (DCM) with an ON time of 4.0 us and increasing OFF time. The frequency during DCM is variable in a range from 144 kHz down to typically 22 kHz @ 0.1 % load. With this control method, the PFC converter enablesstable operation from a 100 % load down to 0.1 %. [Figure 14](#page-19-2) shows the ON time range in DCM and CrCM (Critical Conduction Mode) operation. In the overlapping area of CrCM and DCM there is a hysteresis of the ON time, which causes a negligible frequency change.

 1 Normalized Power $@$ Low Line Input Voltage and maximum Lload

Functional Description

2.3.2 PFC Bus Overvoltage and Open Loop

The bus voltage loop control is completely integrated [\(Figure 15\)](#page-20-2) and provided by an 8-bit sigma-delta A/D converter with a typical sampling rate of 280 µs and a resolution of 4 mV/bit. After leaving monitoring, the IC starts to power up (VCC > 14.0 V). After power-up, the IC senses the bus voltage below 12.5 % (open loop) or above 105 % (bus overvoltage) for 80 μ s – 130 μ s. In the case of bus overvoltage (V_{BUSrated} > 109 %) or open loop (V_{BUSrated} < 12.5 %), the IC shuts off the gate drives of the PFC within 5 µs or 1 µs respectively. In this case, the PFC restarts automatically when the bus voltage is within the corridor (12.5 % < $V_{BUSrated}$ < 105 %) again. If the bus voltage is valid after the 130 µs, the bus voltage sensing is set to 12.5 % < $V_{BUSrated}$ < 109 %. If these thresholds are departed from for longer than 1 µs (open loop) or 5 µs (overvoltage), the PFC gate drive stops working until the voltage drops below 105 % or exceeds the 12.5 % level. If the bus overvoltage (> 109 %) lasts for longer than 625 ms in run mode, the inverter gates also shut off and a power-down with complete restart is attempted([Figure 15\)](#page-20-2).

Figure 15 PFC Bus Voltage Operating and Error Levels

2.3.3 PFC Bus Voltage Levels 95 % and 75 %

When the rated bus voltage is in the corridor of 12.5 % V_{BUSrated} < 109 %, the IC will check whether the bus voltage exceeds the 95 % threshold([Figure 15\)](#page-20-2) within 80 ms before entering soft start phase. Another threshold is activated when the IC enters the run mode. If the rated bus voltage drops below 75 % for longer than 84 µs, a power-down with a complete restart is attempted if a counter exceeds 800 ms. In the case of short-term bus under voltage (the bus voltage reaches its working level in run mode before exceeding typically 800 ms - min. 500 ms) the IC skips phases and starts up directly in saturation control. The internal reference level of the bus voltage sense V_{PFCVS} is 2.5 V (100 % of the rated bus voltage) with a high accuracy. Surge protection is activated in the case of a rated bus voltage of $V_{BUS} > 109\%$ and a low-side current sense voltage of $V_{LSCS} >$ 1.6 V in extended saturation mode or of $V_{LSCS} > 0.8$ V in run mode for longer than 500 ns in RUN Mode.

2.3.4 PFC Structure of Mixed Signals

A digital NOTCH filter eliminates the input voltage ripple independent of the mains frequency. A subsequent error amplifier with PI characteristic ensures stable operation of the PFC pre-converter [\(Figure 16](#page-21-1))

Figure 16 PFC Mixed Signal Structure

The zero current detection (ZCD) is sensed by the PFC ZCD. Indication of finished current flow during demagnetization is required in CrCM and in DCM as well. The input is equipped with a special filtering, including an extended saturation of typically 500 ns and a large hysteresis of typically V_{PFCZCD} between 0.5 V and 1.5 V.

2.3.5 THD Correction via Zero Crossing Detection Signal

An additional feature is the THD correction [\(Figure 17\)](#page-22-1). In order to optimize the THD (especially in the zones A shownin [Figure 17](#page-22-1), ZCD @ AC input voltage), there is a possibility to extend the pulse width of the gate signal (blue part of the PFC gate signal) via the variable PFC ZCD resistor from the ZCD pin to the PFC choke in addition to the gate signal controlled by the V_{PFCVS} signal (gray part of the PFC gate signal).

Figure 17 THD Improvement – Automatic Pulse Width Extension

In the case of DC input voltage, the pulse width gate signal is fixed as a combination of the gate signal controlled by the V_{PFCVS} pin (gray) and the additional pulse width signal controlled by the ZCD pin (blue) ZCD $@$ DC input voltage.

The PFC current limitation at pin PFCCS interrupts the ON time of the PFC MOSFET if the voltage drop at the PFC shunt resistors exceeds $V_{PFCCS} = 1.0 V$. This interrupt will restart after the next sufficient signal from ZCD becomes available (auto restart). The first value of the resistor can be calculated as the ratio of the PFC mains choke and ZCD winding times the bus voltage to a current of typically 1.5mA([Equation 1](#page-22-2)). An adjustment of the ZCD resistor causes an optimized THD.

$$
R_{ZCD} = \frac{N_{ZCD}}{N_{PFC}} * V_{BUS}
$$

$$
R_{ZCD} = \frac{N_{PFC}}{1.5mA}
$$

Equation 1: R_{ZCD} – A Good Practical Value

THD Adujstment

Introduction:

In order to provide an excellent THD result, the THD of the ICL5101 is adjustable. Especially at high line input voltage and low load condition, the THD is a critical value. It doesn´t matter in which condition:

- Line input voltage
- Stable load
- Load variation

the ICL5101 is providing best results for all cases – only by trimming a resistor R3see [Figure 18](#page-23-0).

How to do:

To improve the THD the resistor – seeR3 [Figure 18](#page-23-0) or red signed resistorin [Figure 19](#page-23-1) – at ZCD PIN 7 can be trimmed to an optimal value (several k-ohm \sim 20 up to 100k) in order to reach best THD results. Step one is to define the inductivity of the PFC choke and the MOSFET. After fixing PFC choke and transistor, two scenarios are happen:

1/ operation in stable load condition e.g. lamp ON / OFF

SET nominal load condition and vary the value of the resistor until you get the best THD results. Outcome sees [Figure 20](#page-24-0) black curve

2/ operation with load variation e.g. dimming of an LED

Choose a resistor and vary the load. Change value up or down in order to get your best result over the whole load range – outcomesees [Figure 20](#page-24-0) red curve.

Mechanism:

The controller operates in two modes:

- Critical Conduction Mode (CrCM) in a wide load range
- Wait Cycle Mode (WCM a kind of DCM) for low load

Switch from CrCM into WCM):

The ICL5101 has an integrated logic which can be regulated via the resistor at the ZCD PIN 7 in varying the value of the resistor.

Limit:

The digital logic of the controller is limited. At high line input voltages, the controller reduces the ON time of the PFC gate driver. If the minimum ON time is reached – physically given by the internal digital stage – the controller switches over from the critical conduction mode CrCM into the wait cycle mode WCM. This switch over can be seen in the THD measurement shownin [Figure 20](#page-24-0) black curve. Depending on the load (stable or variable) the optimum configuration can be found as shownin [Figure 20](#page-24-0) red curve. This effect can be prevented by trimming the resistor at the ZCD PIN 7 – lower the resistance leads to a smother cross over from CrCM into WCM (red curve) but increases slightly the THD.

Figure 20 Mode switching in stable or vary load condition

2.4 State Diagram

2.4.1 Monitoring of Features versus Operating Mode

Figure 21 Monitoring of Features versus Operation Mode

Functional Description

Figure 22 Fault Condition F – Latch OFF after Single Restart

Functional Description

Figure 23 Fault Condition A – Auto Restart

Functional Description

2.4.4 Fault Condition – Flow Chart Fault U: BUS Voltage

Figure 24 Fault Condition U – BUS Voltage

2.4.5 Protection Matrix

3.1 Absolute Maximum Ratings

*Note: Absolute maximum ratings are defined as ratings, which if exceeded may lead to destruction of the integrated circuit. For the same reason make sure that any capacitor connected to pin 3 (V*CC*) and pin 18 (HSVCC) is discharged before assembling the application circuit.*

 $1)$ Limitation due to voltage capability in end test

Note: All voltages without the high-side signals are measured with respect to ground (pin 4). The high-side voltages are measured with respect to pin 17. The voltage levels are valid if other ratings are not violated.

ICL5101

¹⁾ According to JESD22A111

 $^{2)}$ According to J-STD-020D

³⁾ According to EIA/JESD22-A114-B

⁴⁾ According to JESD22-C101

3.2 Operating Range

The IC operates as described in the functional description once the values listed here lie within the operating range.

 $1)$ Limitation due to creeping distance between the HS & LS Pins (CTT 900V inside)

 $^{2)}$ Limited by maximum of current range at OVP

 $3)$ Limited by minimum of voltage range at OVP

3.3 Characteristics Power Supply Section

Note: The electrical characteristics involve the spread of values given within the specified supply voltage and junction temperature range T^J from -40 °C to 125 °C. Typical values represent the median values, which are given in reference to 25 °C. If not otherwise stated, a supply voltage of 15 V and V_{HSVCC} = 15 V is assumed and the IC *operates in active mode. Furthermore, all voltages refer to GND if not otherwise mentioned.*

¹⁾ With inactive gate

 $^{2)}$ Refers to high-side ground (HSGND)

3.4 Characteristics of PFC Section

3.4.1 PFC Current Sense (PFCCS)

 $1)$ Propagation Delay = 50 ns

ICL5101

Parameter Symbol Limit Values Unit Test Condition $min.$ **typ.** $max.$ Zero crossing upper thr. ¹⁾ $\begin{array}{|c|c|c|c|c|c|c|c|} & 1.4 & 1.5 & 1.6 & \vee \end{array}$ Zero crossing lower thr. ²⁾ $V_{\text{PFCZCDLow}}$ 0.4 0.5 0.6 V Zero crossing hysteresis $|V_{PFCZCDHys}|$ - 1.0 $|$ - $|V$ Clamping of pos. voltages VPFCZCDpclp 4.1 4.6 5.12 V I $\overline{P_{\text{FCCDSink}}}$ = 2mA Clamping of neg. voltages VPFCZCDnclp - 1.69 - 1.4 - 1.0 V I $I_{\text{PFCZCDSource}} = -2mA$ PFCZCD bias current \vert I_{PFCZCDBias} - 0.5 \vert - 1 5.0 \vert μ A \vert V_{PFCZCD} = 1.5V PFCZCD bias current \vert I_{PFCZCDBias} - 0.5 \vert - 0.5 \vert μ A \vert V_{PFCZCD} = 0.5V PFCZCD ringing su.³⁾ time t_{Ringsup} 350 500 660 ns Limit value for ON time $\begin{array}{c|c|c|c|c|c|c|c} \hline \text{Lip} & \text{Lip} & \text{Lip} & \text{Lip} & \text{A} & \text{A} & \text{A} & \text{B} & \text{A} & \text{B} & \text{B} & \text{B} \end{array}$ PAxs

3.4.2 PFC Zero Current Detection (PFCZCD)

¹⁾ Turn-OFF threshold

²⁾ Turn-ON threshold

3) Ringing suppression time

3.4.3 PFC Voltage Sensing Bus (PFCVS)

3.4.4 PFC PWM Generation

¹⁾ When missing zero crossing signal

 $^{2)}$ At the maximum of the AC line input voltage

ICL5101

3.4.5 PFC Gate Drive (PFCGD)

 $^{1)}$ V_{VCC} = V_{VCCOff} + 0.3V

 $^{2)}$ R_{Load} = 4 Ω and C_{Load} = 3.3nF

 $3)$ The parameter is not subject to production testing – verified by design/characterization

3.5 Characteristics of Inverter Section

3.5.1 Low-Side Current Sense (LSCS)

¹⁾ Overcurrent voltage threshold active during start-up, soft start, saturation control

 $2)$ Overcurrent voltage threshold active during run mode

 $3)$ Active before turn-ON of the HSGD in run mode

 $4)$ Active during turn-ON of the HSGD in run mode

ICL5101

3.5.2 Low-Side Gate Drive (LSGD)

¹⁾ Sink current

 $^{2)}$ I_{LSGD} = -20 mA source current

 $^{3)}$ V_{CCOFF} + 0.3 V and I_{LSGD} = -1 mA source current

 $^{4)}$ V_{CCOFF} + 0.3 V and I_{LSGD} = -5 mA source current

⁵⁾ Load: R_{Load} = 10 Ω and C_{Load} = 1 nF

 6) The parameter is not subject to production testing – verified by design/characterization

3.5.3 Inverter Minimum Run Frequency (RFM)

 $1)$ Shift start-up frequency to run frequency

 $^{2)}$ Run frequency \textcircled{a} - 40 $^{\circ}$ C

 $3)$ Run frequency $@ - 25$ °C

3.5.4 Overtemperature Protection (OTP)

3.5.5 Overvoltage Protection (OVP)

1) If VOVP < VOVPEnable monitoring is disabled

ICL5101

3.5.6 High Side Gate Drive (HSGD)

 $1)$ The parameter is not subject to Production Test – verified by Design / Characterization

3.6 Timer Section

Application Example

4 Application Example

4.1 Schematic

Figure 25 Schematic LED Driver using PFC / LLC Topology for 110W / 54V

Outline Dimensions

5 Outline Dimensions

Outline dimensions are shown in **[Figure 26](#page-40-1)**.

Notes

- *1. You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <http://www.infineon.com/products>.*
- *2. Dimensions in mm.*

Edition 2013-11-08 Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The infromation given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any infromation regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Infromation

For further infromation on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (**www.infineon.com**).

Warnings

Due to technical requirements, components may contain dangerous substances. For infromation on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EconoPACK™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

w w w . i n f i n e o n . c o m

Published by Infineon Technologies AG

单击下面可查看定价,库存,交付和生命周期等信息

[>>Infineon Technologies\(英飞凌\)](https://www.oneyac.com/brand/990.html)