

IRL540NPbF



HEXFET[®] Power MOSFET

- Lead-Free
- Logic-Level Gate Drive
- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	36	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	26	
I_{DM}	Pulsed Drain Current ①	120	
$P_D @ T_C = 25^\circ C$	Power Dissipation	140	W
	Linear Derating Factor	0.91	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E_{AS}	Single Pulse Avalanche Energy②	310	mJ
I_{AR}	Avalanche Current①	18	A
E_{AR}	Repetitive Avalanche Energy①	14	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.1	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	62	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	100	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	—	0.11	—	V/°C	Reference to 25°C , $I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance			Ω	$V_{GS} = 10V, I_D = 18A$ ④
					$V_{GS} = 5.0V, I_D = 18A$ ④
					$V_{GS} = 4.0V, I_D = 15A$ ④
$V_{GS(th)}$	1.0	—	2.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
g_{fs}	14	—	—	S	$V_{DS} = 25V, I_D = 18A$
I_{DSS}	Drain-to-Source Leakage Current			μA	$V_{DS} = 100V, V_{GS} = 0V$
					$V_{DS} = 80V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage			nA	$V_{GS} = 16V$
	Gate-to-Source Reverse Leakage				$V_{GS} = -16V$
Q_g	—	—	74	nC	$I_D = 18A$
Q_{gs}	—	—	9.4	nC	$V_{DS} = 5.0V$
Q_{gd}	—	—	38	nC	$V_{GS} = 5.0V$, See Fig. 6 and 13 ④
$t_{d(on)}$	—	11	—	ns	$V_{DD} = 50V$ $I_D = 18A$ $R_G = 5.0\Omega, V_{GS} = 5.0V$ $R_D = 2.7\Omega$, See Fig. 10 ④
t_r	—	81	—		
$t_{d(off)}$	—	39	—		
t_f	—	62	—		
L_D	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	—	7.5	—		
C_{iss}	—	1800	—	pF	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1.0MHz$, See Fig. 5
C_{oss}	—	350	—		
C_{riss}	—	170	—		

Source-Drain Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	—	—	36	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	—	—	120		
V_{SD}	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 18A, V_{GS} = 0V$ ④
t_{rr}	—	190	290	ns	$T_J = 25^\circ\text{C}, I_F = 18A$
Q_{rr}	—	1.1	1.7	μC	$di/dt = 100A/\mu s$ ④
t_{on}	Forward Turn-On Time				
Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)					

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Starting $T_J = 25^\circ\text{C}$, $L = 1.9mH$
 $R_G = 25\Omega, I_{AS} = 18A$. (See Figure 12)
- ③ $I_{SD} \leq 18A, di/dt \leq 180A/\mu s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRL540NPbF

International
IRF Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit







Fig 14. For N-Channel HEXFETS

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



LEAD ASSIGNMENTS	
HEXFET	IGBTs, CoPACK
1- GATE	1- GATE
2- DRAIN	2- COLLECTOR
3- SOURCE	3- EMITTER
4- DRAIN	4- COLLECTOR


NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH

- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
 LOT CODE 1789
 ASSEMBLED ON WW 19, 1997
 IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.02/04
www.irf.com

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>

单击下面可查看定价，库存，交付和生命周期等信息

[>>Infineon Technologies\(英飞凌\)](#)