


**RADIATION HARDENED
POWER MOSFET
THRU-HOLE (MO-036AB)**

**100V, Combination 2N-2P CHANNEL
R5 TECHNOLOGY**

Product Summary

Part Number	Radiation Level	RDS(on)	I _D	Channel
IRHG567110	100 kRads(Si)	0.29Ω	1.6A	N
IRHG563110	300 kRads(Si)	0.29Ω	1.6A	N
IRHG567110	100 kRads(Si)	0.96Ω	-0.96A	P
IRHG563110	300 kRads(Si)	0.96Ω	-0.96A	P



Description

IR HiRel R5 technology provides high performance power MOSFETs for space applications. This technology has over a decade of proven performance and reliability in satellite applications. These devices have been characterized for Single Event Effects (SEE). The combination of low R_{DS(on)} and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching and temperature stability of electrical parameters.

Features

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Simple Drive Requirements
- Hermetically Sealed
- Ceramic Package
- Light Weight
- ESD Rating: Class 1A per MIL-STD-750, Method 1020

Absolute Maximum Ratings (Per Die)

Pre-Irradiation

Symbol	Parameter	N-Channel	P-Channel	Units
I _{D1} @ V _{GS} = ±12V, T _C = 25°C	Continuous Drain Current	1.6	-0.96	A
I _{D2} @ V _{GS} = ±12V, T _C = 100°C	Continuous Drain Current	1.0	-0.6	
I _{DM} @ T _C = 25°C	Pulsed Drain Current ①	6.4	-3.84	
P _D @ T _C = 25°C	Maximum Power Dissipation	1.4	1.4	W
	Linear Derating Factor	0.011	0.011	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	± 20	V
E _{AS}	Single Pulse Avalanche Energy ②	130②	200②	mJ
I _{AR}	Avalanche Current ①	1.6	-0.96	A
E _{AR}	Repetitive Avalanche Energy ①	0.14	0.14	mJ
dv/dt	Peak Diode Recovery dv/dt ③	6.5③	7.1③	V/ns
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to +150		°C
	Lead Temperature	300 (0.63in/1.6mm from case for 10s)		
	Weight	1.3 (Typical)		g

For Footnotes, refer to the page 2 for N Channel and page 3 for P Channel

Electrical Characteristics for Each N-Channel Device @ T_J = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	V _{GS} = 0V, I _D = 1.0mA
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.14	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.29	Ω	V _{GS} = 12V, I _D = 1.0A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 1.0mA
G _{fs}	Forward Transconductance	1.0	—	—	S	V _{DS} = 15V, I _{D2} = 1.0A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	10	μA	V _{DS} = 80V, V _{GS} = 0V
		—	—	25		V _{DS} = 80V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V
	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Q _G	Total Gate Charge	—	—	17	nC	I _{D1} = 1.6A
Q _{GS}	Gate-to-Source Charge	—	—	4.4		V _{DS} = 50V
Q _{GD}	Gate-to-Drain ('Miller') Charge	—	—	3.9		V _{GS} = 12V
t _{d(on)}	Turn-On Delay Time	—	—	21	ns	V _{DD} = 50V
t _r	Rise Time	—	—	16		I _{D1} = 1.6A
t _{d(off)}	Turn-Off Delay Time	—	—	50		R _G = 7.5Ω
t _f	Fall Time	—	—	15		V _{GS} = 12V
L _S + L _D	Total Inductance	—	10	—	nH	Measured from Drain lead (6mm / 0.25 in from package) to Source lead (6mm / 0.25 in from package) with Source wire internally bonded from Source pin to Drain pad
C _{iss}	Input Capacitance	—	370	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	110	—		V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	—	3.4	—		f = 1.0MHz

Source-Drain Diode Ratings and Characteristics for Each N-Channel Device

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	1.6	A	
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	6.4		
V _{SD}	Diode Forward Voltage	—	—	1.2	V	T _J = 25°C, I _S = 1.6A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	110	ns	T _J = 25°C, I _F = 1.6A, V _{DD} ≤ 25V
Q _{rr}	Reverse Recovery Charge	—	—	380	nC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Thermal Resistance for Each N-Channel Device

Symbol	Parameter	Min.	Typ.	Max.	Units
R _{θJA}	Junction-to-Ambient (Typical socket mount)	—	—	90	°C/W
R _{θJC}	Junction-to-Case *	—	7.5	—	°C/W
R _{θJ-LEAD}	Junction-to-Lead (Measured at shoulder of the Lead) *	—	29	—	°C/W
R _{θJ-LID}	Junction-to-Lid *	—	17	—	°C/W

* Values established by Thermal Modeling

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V_{DD} = 25V, starting T_J = 25°C, L = 100mH, Peak I_L = 1.6A, V_{GS} = 12V
- ③ I_{SD} ≤ 1.6A, di/dt ≤ 340A/μs, V_{DD} ≤ 100V, T_J ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%
- ⑤ Total Dose Irradiation with V_{GS} Bias. 12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.
- ⑥ Total Dose Irradiation with V_{DS} Bias. 80volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Electrical Characteristics for Each P-Channel Device @ T_J = 25°C (Unless Otherwise Specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	-100	—	—	V	V _{GS} = 0V, I _D = -1.0mA
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	-0.14	—	V/°C	Reference to 25°C, I _D = -1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.96	Ω	V _{GS} = -12V, I _{D2} = -0.6A ④
V _{GS(th)}	Gate Threshold Voltage	-2.0	—	-4.0	V	V _{DS} = V _{GS} , I _D = -1.0mA
G _{fs}	Forward Transconductance	1.1	—	—	S	V _{DS} = -15V, I _{D2} = -0.6A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	-10	μA	V _{DS} = -80V, V _{GS} = 0V
		—	—	-25		V _{DS} = -80V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V _{GS} = -20V
	Gate-to-Source Leakage Reverse	—	—	100		V _{GS} = 20V
Q _G	Total Gate Charge	—	—	13.4	nC	I _{D1} = -0.96A
Q _{GS}	Gate-to-Source Charge	—	—	3.7		V _{DS} = -50V
Q _{GD}	Gate-to-Drain ('Miller') Charge	—	—	3.0		V _{GS} = -12V
t _{d(on)}	Turn-On Delay Time	—	—	21	ns	V _{DD} = -50V
t _r	Rise Time	—	—	17		I _{D1} = -0.96A
t _{d(off)}	Turn-Off Delay Time	—	—	50		R _G = 7.5Ω
t _f	Fall Time	—	—	90		V _{GS} = -12V
L _S + L _D	Total Inductance	—	10	—	nH	Measured from Drain lead (6mm / 0.25 in from package) to Source lead (6mm / 0.25 in from package) with Source wire internally bonded from Source pin to Drain pad
C _{iss}	Input Capacitance	—	390	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	100	—		V _{DS} = -25V
C _{rss}	Reverse Transfer Capacitance	—	7.0	—		f = 1.0MHz

Source-Drain Diode Ratings and Characteristics for Each P-Channel Device

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	-0.96	A	
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	-3.84		
V _{SD}	Diode Forward Voltage	—	—	-3.5	V	T _J = 25°C, I _S = -0.96A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	86	ns	T _J = 25°C, I _F = 0.96A, V _{DD} ≤ -25V
Q _{rr}	Reverse Recovery Charge	—	—	240	nC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S + L _D)				

Thermal Resistance for Each P-Channel Device

	Parameter	Min.	Typ.	Max.	Units
R _{θJA}	Junction-to-Ambient (Typical socket mount)	—	—	90	°C/W
R _{θJC}	Junction-to-Case *	—	7.5	—	°C/W
R _{θJ-LEAD}	Junction-to-Lead (Measured at shoulder of the Lead) *	—	29	—	°C/W
R _{θJ-LID}	Junction-to-Lid *	—	17	—	°C/W

* Values established by Thermal Modeling

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V_{DD} = -25V, starting T_J = 25°C, L = 430mH, Peak I_L = -0.96A, V_{GS} = -12V
- ③ I_{SD} ≤ -0.96A, di/dt ≤ -290A/μs, V_{DD} ≤ -100V, T_J ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%
- ⑤ **Total Dose Irradiation with V_{GS} Bias.** -12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.** -80volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Radiation Characteristics

IR HiRel Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics for Each N-Ch. Dev.@ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

Symbol	Parameter	Up to 500 kRads (Si)		1000 kRads (Si)		Units	Test Conditions
		Min.	Max.	Min.	Max.		
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	100	—	V	$V_{GS} = 0V, I_D = 1.0mA$
$V_{GS(th)}$	Gate Threshold Voltage	2.0	4.0	1.5	4.0	V	$V_{DS} = V_{GS}, I_D = 1.0mA$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	—	100	nA	$V_{GS} = 20V$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100	—	-100	nA	$V_{GS} = -20V$
I_{DSS}	Zero Gate Voltage Drain Current	—	10	—	10	μA	$V_{DS} = 80V, V_{GS} = 0V$
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (TO-3)	—	0.29	—	0.31	Ω	$V_{GS} = 12V, I_{D2} = 1.0A$
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (MO-036AB)	—	0.29	—	0.31	Ω	$V_{GS} = 12V, I_{D2} = 1.0A$
V_{SD}	Diode Forward Voltage ④	—	1.2	—	1.2	V	$V_{GS} = 0V, I_S = 1.6A$

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area for Each N-Channel Device

LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V_{DS} (V)				
			@ $V_{GS}=0V$	@ $V_{GS}=-5V$	@ $V_{GS}=-10V$	@ $V_{GS}=-15V$	@ $V_{GS}=-20V$
$38 \pm 5\%$	$300 \pm 7.5\%$	$38 \pm 7.5\%$	100	100	100	100	100
$61 \pm 5\%$	$330 \pm 7.5\%$	$31 \pm 10\%$	100	100	100	35	25
$84 \pm 5\%$	$350 \pm 10\%$	$28 \pm 7.5\%$	100	100	80	25	—




Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2.

Radiation Characteristics

IR HiRel Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics for Each P-Ch. Dev. @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

	Parameter	100 kRads (Si) ¹		300 kRads (Si) ²		Units	Test Conditions
		Min.	Max.	Min.	Max.		
BV _{DSS}	Drain-to-Source Breakdown Voltage	-100	—	-100	—	V	V _{GS} = 0V, I _D = -1.0mA
V _{GS(th)}	Gate Threshold Voltage	2.0	4.0	2.0	4.0	V	V _{DS} = V _{GS} , I _D = -1.0mA
I _{GSS}	Gate-to-Source Leakage Forward	—	-100	—	-100	nA	V _{GS} = -20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	100	—	100	nA	V _{GS} = 20V
I _{DSS}	Zero Gate Voltage Drain Current	—	-10	—	-10	μA	V _{DS} = -80V, V _{GS} = 0V
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (TO-3)	—	0.916	—	0.936	Ω	V _{GS} = -12V, I _{D2} = -0.6A
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (MO-036AB)	—	0.96	—	0.98	Ω	V _{GS} = -12V, I _{D2} = -0.6A
V _{SD}	Diode Forward Voltage ④	—	-3.5	—	-3.5	V	V _{GS} = 0V, I _D = -0.96A

1. Part number IRHG567110
2. Part number IRHG563110

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area for Each P-Channel Device

LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)				
			@V _{GS} =0V	@V _{GS} =5V	@V _{GS} =10V	@V _{GS} =15V	@V _{GS} =20V
38 ± 5%	270 ± 7.5%	35 ± 7.5%	-100	-100	-100	-100	-100
61 ± 5%	330 ± 7.5%	30 ± 7.5%	-100	-100	-100	-100	-25
84 ± 5%	350 ± 7.5%	28 ± 7.5%	-100	-100	-100	-30	—




Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 3.

**N-Channel
Q1, Q3**




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage

**N-Channel
Q1, Q3**




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10. Maximum Avalanche Energy Vs. Drain Current




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

**N-Channel
Q1, Q3**




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms

**P-Channel
Q2, Q4**




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage

**P-Channel
Q2, Q4**




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10. Maximum Avalanche Energy Vs. Drain Current




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

**P-Channel
Q2, Q4**




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 14a. Switching Time Test Circuit






Fig 14b. Switching Time Waveforms

Case Outline and Dimensions — MO-036AB



LEAD ASSIGNMENTS





LEGEND

G = GATE
D = DRAIN
S = SOURCE
NC = NO CONNECTION

CHANNELS

N CH = Q1, Q3
P CH = Q2, Q4



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MO-036AB.

⑤ MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM PLANE C.

IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (www.infineon.com/hirel).

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.

单击下面可查看定价，库存，交付和生命周期等信息

[>>Infineon Technologies\(英飞凌\)](#)