

Wireless Control



Edition June 2012

Published by Infineon Technologies AG, Am Campeon 1 - 12 85579 Neubiberg, Germany © 2007 Infineon Technologies AG All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions, and prices, please contact the nearest Infineon Technologies Office in Germany or the Infineon Technologies Companies and Infineon Technologies Representatives worldwide (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies Components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TDA5150 V1.1 Revision History: Previous Version: V1.0 issued July 2009 433 MHz band lower 433 MHz frequency band lower limit (min), referred in several limit changed paragraphs changed from previous value of 425 MHz to 433 MHz. recent value Chapter 2.4.5 Detailed explanations about avoidance of fractional spurs added to Crystal Oscillator and Clock Divider subchapter Detailed description of chip-internal synchronization **Chapter 2.4.11.2** mechanism added to Synchronous Transmission subchapter Table 4 four individual Four bits (previously referenced as FRACCOMPx) bits in synthesizer reassigned to reserved class. register bank (SFRs) Notes: reassigned to 1. The affected bits are 0x0C.5 0x10.5 0x14.5 and 0x18.5 reserved class 2. The change has no impact on chip functionality 3. After-reset state of all four above mentioned bits is 0 (i.e. no change versus previous Datasheet V1.0) Description of Description of Evaluation Board V2 added, see **Evaluation Board V2** Infineon Evaluation Board V2 added to Description of former board version moved to subchapter Chapter 3.2 Schematics of Infineon Evaluation board V1.1 Values in Table Range of nominal PLL Bandwidth values (PLLBW) "PLLBW TRIM" on Listed in Datasheet V1.0 90 120 150 180 210 240 270 [kHz] Page 84 and associated Note on same page Listed in Datasheet V1.1 updated in accordance 150 175 230 270 335 375 410 [kHz] by chargepump current of with the PLL settings listed in Table 2 5 7.5 12.5 17.5 25 32.5 40 [µA] Note: 1. chargepump current values are unchanged and the same in both Datasheets. 2. no changes operated in Table 2 regarding the PLL bandwidth or chargepump current settings. Data regarding load Data regarding load drive capability of SDIO pin added to drive capability of Table 13 SDIO pin added

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

wirelesscontrol@infineon.com



1	Product Description	6
1.1	Overview	6
1.2	Features	6
1.3	Applications	7
1.4	Order Information	
1.5	Key Features overview	7
1.5.1	Typical Application Circuit	7
1.5.2	Sigma-Delta fractional-N PLL with High Resolution	8
1.5.3	Reduction of Spurs and Occupied Bandwidth	9
1.5.4	Asynchronous and Synchronous Transmission	
1.5.5	Integrated Data Encoder	10
1.5.6	Fail-Safe Mechanism	
1.5.7	TESEUS - Configuration and Evaluation Tool	11
2	TDA5150 Functional Description	12
_ 2.1	PIN Configuration, Pin-out	
2.2	Pin Definition and Pin Functionality	
2.3	Functional Block Diagram	
2.4	Functional Description	
2.4.1	Special Function Registers	
2.4.2	Power Supply Circuit	
2.4.2.1	Brownout Detector	
2.4.2.2	Low Battery Detector	20
2.4.2.3	SFRs related to Supply Voltage monitoring	21
2.4.3	Digital Control (3-wire SPI Bus)	21
2.4.3.1	SPI Pin Description	21
2.4.3.2	SPI XOR Checksum	23
2.4.3.3	Command Byte Structure	
2.4.3.4	Transmit Command	
2.4.3.5	Timing Diagrams	
2.4.4	Data Encoder	
2.4.4.1	PRBS9 Generator, Data Scrambler	
2.4.4.2	SFRs related to Transmitter Configuration and Data Encoding	
2.4.5	Crystal Oscillator and Clock Divider	
2.4.5.1	The Bit-Rate Generator	
2.4.5.2	The Clock Output	
2.4.5.3	SFRs related to Crystal Oscillator and Clock Divide	
2.4.6	Sigma-Delta fractional-N PLL Block	
2.4.6.1	Fractional Spurs	
2.4.6.2	Voltage Controlled Oscillator (VCO)	
2.4.6.3	Loop Filter Bandwidth	
2.4.6.4	PLL Dividers, RF Carrier Frequency	
2.4.6.5	SFRs related to Sigma-Delta fractional-N PLL Block	37



2.4.7	Digital FSK/GFSK Modulator	39
2.4.7.1	SFRs related to digital FSK / GFSK Modulator	42
2.4.8	Power Amplifier, ASK Modulator	43
2.4.8.1	PA Output Power Programming	44
2.4.8.2	ASK Modulation and ASK Sloping	45
2.4.8.3	Duty Cycle Control	46
2.4.8.4	Antenna Tuning	47
2.4.8.5	Fail-Safe PA Switch Off	47
2.4.8.6	SFRs related to RF Power Amplifier and ASK Modulator	49
2.4.9	Operating Modes	51
2.4.9.1	SLEEP Mode	51
2.4.9.2	STANDBY Mode (Data Retention Mode)	52
2.4.9.3	TRANSMIT Mode	53
2.4.9.4	XOSC_ENABLE Mode	53
2.4.9.5	PLL_ENABLE Mode	53
2.4.9.6	SFRs related to Operating Modes	54
2.4.10	Fail-Safe Mechanism and Status Register	55
2.4.10.1	Fail-Safe Flags	55
2.4.10.2	Low Battery Monitor	55
2.4.10.3	SFRs related to Supply Voltage monitoring	56
2.4.11	RF Data Transmission	56
2.4.11.1	Asynchronous Transmission	58
2.4.11.2	Synchronous Transmission	59
2.4.11.3	Channel Hopping	61
2.4.11.4	SFRs related to Channel Hopping	62
2.5	Digital Control (SFR Registers)	62
2.5.1	SFR Register List	62
2.5.2	SFR Detailed Descriptions	66
3	Applications	86
3.1	Simple application schematics example	
3.2	Infineon Evaluation Board V2	
3.3	Infineon Evaluation board V1.1	
5.5		
4	Electrical Characteristics	
4.1	Absolute Maximum Ratings	
4.2	Operating Range	
4.2.1	AC/DC Characteristics	
4.3	SPI Characteristics	111
5	Package Outline	114



1 Product Description

1.1 Overview

The TDA5150 is a low cost, multi-channel ASK/FSK/GFSK RF transmitter for the 300-320 MHz, 433-450 MHz, 863-928 MHz frequency bands with low power consumption and programmable RF-output power of up to +10 dBm. Radio systems built around this transmitter are easy to be designed and to be implemented.

The IC offers a high level of integration and needs only a few external components, such as a crystal, blocking capacitors and the necessary matching elements between the power amplifier output and the antenna.

An integrated high-resolution fractional-N PLL synthesizer interconnected with a sigmadelta modulator covers all of the above listed frequency bands, using the same crystal for reference frequency and Baud-rate generation.

All the major functions of the chip are controlled over SFR registers, which at their turn are accessible over a 3-wire SPI bus (Serial Peripheral Interface).

The user-configurable digital modulator allows precise settings of FSK modulation parameters and Gaussian shaping (GFSK), which directly contributes to reduction of occupied bandwidth and efficient spectrum usage.

The output power of the integrated C-class RF power amplifier is controlled over SFR registers and if necessary, the power can be downsized (reduced) in digital steps. The ASK shaping option contributes to reduced harmonics and minimized spectral splatter.

On-chip antenna tuning capacitors are available, the capacitor bank switching (for antenna tuning) is accomplished over SFR registers.

The data encoder supports NRZ, Manchester, Bi-Phase, and Miller encoding.

1.2 Features

- · High resolution Sigma-Delta fractional-N PLL synthesizer (frequency step size down to 7 Hz)
- Multiband/Multichannel capability for the 300-320 MHz, 433-450 MHz and 863-928 MHz bands
- Modulation types ASK (OOK) with ASK shaping, FSK (CPFSK) and GFSK
- Multi-channel and channel hopping capability, 4 register banks for fast Tx frequency switching
- Configurable via 3-wire serial interface bus (SPI)
- · Manchester, Bi-Phase, and Miller encoding, on-chip PRBS9 scrambler
- Continuous checking of chip status by Fail-Safe mechanism
- · Transparent and synchronized RF modulation mode
- · Programmable clock divider output
- Configurable output power level from -10 dBm to +10 dBm, in 2 dB nominal steps
- Supply voltage range 1.9 V 3.6 V, 2 low battery detection thresholds, preset to 2.4 V and 2.1 V
- Low supply current (Sleep Mode < 0.8 μA, RF transmission 9 mA @ +5 dBm)
- ESD protection up to ± 4 kV at all pins
- Operating temperature range -40° C to +85° C
- Green Package TSSOP-10



1.3 Applications

- · Short range wireless data transmission
- · Remote keyless entry transmitters
- · Remote control units
- · Wireless alarm systems
- · Remote metering
- · Garage door openers

1.4 Order Information

Туре	Ordering Code Package	
TDA5150	SP000300415	PG-TSSOP-10

1.5 Key Features overview

1.5.1 Typical Application Circuit




Figure 1 Minimum component count application circuit

The TDA5150 application circuit shown demonstrates the ease and simplicity of an intelligent transmitter implementation. The μC configures the TDA5150 via 3-wire SPI, the SDIO line is used at the same time to transfer data on SPI bus and as digital data input into the RF modulator. The CLKOUT line may be used as clock source for the μC or as a timer for bitrate generation.



The matching shown is an example for a loop antenna application. Different antenna types (electrical monopole or dipole, magnetic loop etc.) as well as different layout versions might require component values which can differ from those given in above example. The antenna geometry has a major influence on the antenna impedance and consequently on the component values in the matching network.

1.5.2 Sigma-Delta fractional-N PLL with High Resolution

This type of PLL offers a multitude of advantages compared to fixed, integer division ratio PLLs.

In the reference oscillator circuit the same crystal can be used for all of the RF bands and channel frequencies (for example 13 MHz and alternatively 13.56 MHz crystals are listed in the Evaluation Board descriptions Chapter 3.2 Infineon Evaluation Board V2 and Chapter 3.3 Infineon Evaluation board V1.1 for all versions, independently of intended operating frequency band).

Thus dedicated crystals for each carrier frequency (like by integer-N type synthesizers) are no longer required, and this is a significant advantage for systems based on the TDA5150 transmitter chip.

However by choice of crystal frequency the phenomenon known as occurrence of fractional-N spurs, shall be considered and the reference frequency selected in such way, to avoid it. The phenomenon and the countermeasures which should be taken are described in detail in **Chapter 2.4.6.1 Fractional Spurs**.

The PLL allows a direct and highly accurate (G)FSK digital modulation. This leads to reduction of spurs and harmonics versus performance of legacy transmitters, devices which are mainly using crystal frequency pulling in order to achieve FSK modulation.

Synthesizer resolution down to 7 Hz for carrier frequency generation makes possible accurate adjustments and fine tuning. It allows at least the partial correction and reduction of inherent frequency tolerances, which are due to crystal manufacturing process.

In the same way it is possible to cancel the effects of temperature dependent frequency drift (introduced by the crystal used for reference frequency generation) and a temperature-dependent retune process could be applied, by means of small frequency steps, at the carrier frequency level.

Note: the correction of the temperature related frequency drift (caused by the quartz crystal) assumes the availability of a temperature measurement sensor in the host system.



1.5.3 Reduction of Spurs and Occupied Bandwidth

The direct FSK modulation and in addition the Gaussian FSK (GFSK) reduces spurs and occupied bandwidth. Bandwidth reduction is exemplified below.




Figure 2 Spectrum of RF-signals with equal frequency deviations (± 35kHz), same 20 kBit/s datarate and encoding (NRZ). Blue plot corresponds to FSK modulation and green to GFSK. Observe the difference in terms of occupied bandwidth between the signals.

1.5.4 Asynchronous and Synchronous Transmission

TDA5150 offers a simple asynchronous transmission mode (transparent modulation), whereby after the configuration word is downloaded into the transmitter's SFRs (via SPI bus) the data bitstream is output on the SDIO line and fed into the transmitter's RF modulator.

The CLKOUT signal can be used either as clock line for host μC or, alternatively, as timer base (flag) for bitrate generator (this last function have to be implemented in the μC).

In this mode, the bitrate is solely imposed and controlled by the μC software.

GFSK modulation and ASK shaping options are allowed in Asynchronous Mode.

In Synchronous Transmission Mode the bitrate is solely under the transmitter's control and fully timed by the TDA5150. The CLKOUT is used to alert the μC about the request for next data bit.

The μ C may have a higher allowable processing delay tolerance, typically the duration of 1/2 bit, before sending the corresponding bit via SDIO line to transmitter.

Usage of data encoding option is allowed in Synchronous Mode.



1.5.5 Integrated Data Encoder

TDA5150 comprises a Data Encoder which automatically generates encoded data from a regular (NRZ) bitstream. The supported data encoding modes are:

- · Manchester code
- Differential Manchester code
- Bi-phase space code
- Bi-phase mark code
- Miller code (Delay modulation)
- NRZ
- Scrambling (PRBS9 generator)

All the encoded bitstreams can be level inverted (as part of the encoding option). The scrambling module (PRBS9 generator) is intended to be used for generation of pseudorandom data patterns (rather for Tx test scopes) or for basic level data encryption.

1.5.6 Fail-Safe Mechanism

The Transmitter Status Register reports about failures such as: Brownout event, PLL lock error, VCO auto-calibration error and Register Parity error.

The Register Parity is a special safety feature. Each SFR (Special Function Register) has an extra parity bit which is automatically calculated and stored during a SFR write operation. During transmitter active state these parity bits, belonging to SFR content are continuously recalculated and compared against the stored values. Changes in the contents of writable SFRs without write command generate an SFR error event and an error flag is set.

To prevent erroneous transmissions (on wrong frequency or with erroneous modulation parameters) the activation of Fail-Safe mechanism is coupled with deactivation (switching off) of the RF Power Amplifier stages.

This additional feature inhibits the transmission if errors occur, thus preventing the transmission of erroneous datagrams or on false frequency

For details see the associated SFR description, and their interaction with the Fail-Safe Mechanism, as described in **Chapter 2.4.10**.



1.5.7 TESEUS - Configuration and Evaluation Tool




Figure 3 TESEUS - First Tab of User Interface screen

TESEUS is a user-friendly, comfortable tool, suitable for generation of TDA5150 configurations and testing them using a TDA5150 Evaluation Board. Configurations can be automatically converted into register lists and implemented in C-code.


The pattern to be transmitted is written into a datagram or TX-file. A commented example TX-file can be generated by TESEUS. This file might be edited using a standard text file editor, if changes of the transmit parameters and data patterns are required.

Note: for further details please consult the **TESEUS User's Manual** document, downloadable from Infineon Technologies AG web-page, free of charge.



2 TDA5150 Functional Description

2.1 PIN Configuration, Pin-out



2.2 Pin Definition and Pin Functionality

Pin No.	Name	Pin Type	Equivalent I/O Schematic	Function
1	EN	Digital Input	VBat O Solve Sol	Enable 3-wire bus
2	XTAL	Analog Input	VREG 0.9Vdc 0.9Vdc XGND Bypass XGND	Crystal Oscillator



Pin No.	Name	Pin Type	Equivalent I/O Schematic	Function
3	GND	Supply	GND GNDD GNDD GNDA	Power supply ground
4	VREG	Analog Output	VREG SNDD VREG SNDD VDDA GNDD SNDD	Voltage Regulator output
5	VBAT	Supply	VBAT Votage Regulator	Power supply (+)



Pin No.	Name	Pin Type	Equivalent I/O Schematic	Function
6	PAOUT	RF-PA Output	PAOUT GNDPA GNDPA	RF Power Amplifier Output (open drain)
7	GNDPA	Analog GND	GNDPA → □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	RF Power Amplifier Ground return



Pin No.	Name	Pin Type	Equivalent I/O Schematic	Function
8	CLKOUT	Digital Output	CLKOUT Solve	Programmable Divided Clock

Data Sheet 15 V 1.1, June 2012



Pin No.	Name	Pin Type	Equivalent I/O Schematic	Function
9	SCK	Digital Input	SCK SCK SOND SOND	Clock 3-wire bus
10	SDIO	Digital Input/ Output	SDIO_DATA SDIO_DATA GNDD GNDD GNDD Data Enable	Data 3-wire bus



2.3 Functional Block Diagram




Figure 4 TDA5150 Block Diagram

TDA5150 is an SPI configurable fully integrated ASK/FSK/GFSK RF transmitter for the 300-320 MHz, 433-450 MHz and 863-928 MHz frequency bands. The input datastream, applied to the digital SDIO line is transposed and appears as modulated RF-signal, at the output of the integrated RF power amplifier. Signal encoding and spectrum is in accordance with the chosen modulation type (i.e ASK, FSK or GFSK) and encoding scheme.

TDA5150 contains following major blocks which extend the functionality compared to legacy RF transmitters:

- An on-chip voltage regulator is delivering 2.1 V nominal supply voltage for the transmitter's functional units. In addition, the battery voltage is monitored and battery low and brown out flags are set, if a critical supply voltage drop event occurs.
- For avoidance of erroneous transmissions, the brownout flag is coupled with the RF Power Amplifier state control. If a brownout or critical voltage drop event occurs, the RF Power Amplifier is automatically switched off, as part of the Fail-Safe philosophy. The mechanism is explained in detail in Chapter 2.4.8.5
- The crystal oscillator and the associated clock divider(s) generate the required clock signals. There is an output line (CLKOUT) which may be used to clock a host μC, or for bit rate generation.
- A digital control logic, accessible for user via the SPI bus allows flexible and fast (re)configuration. At the same time it offers a simple but powerful Fail-Safe mechanism, which enhances the reliability of the transmissions



- The data encoder synchronizes the bitstream to be transmitted with the internal bit clock. It supports different types of Manchester and Bi-Phase encodings and is able to generate PRBS9 pseudo-random patterns. The internal data encoder can be bypassed, allowing transmissions in direct (transparent) mode.
- The core element of the transmitter is the sigma-delta fractional-N PLL Synthesizer, used for carrier frequency control and as part of the digital modulator as well. It covers the frequency bands 300-320 MHz, 433-450 MHz and 863-928 MHz with outstanding frequency resolution. Only one, fixed frequency crystal (e.g. 13 MHz) is required for reference frequency generation. The synthesizer is characterized by short settling time. It is also used as direct FSK modulator, and together with a Gaussian filter, implemented by means of lookup table offers the functionality of a direct GFSK modulator.
- The integrated Power Amplifier is able to deliver up to +10 dBm output power into a 50 Ω load (usually the antenna) via an external impedance matching network. In addition there are integrated capacitors, connected between GND and the RF-PA output, over SFR controlled on/off switches. These capacitors are elements of a software controlled antenna tuner. They may be used to fine-tune (adjust) the PA-output to Load matching network impedance, and thus to maintain good VSWR values over a wider frequency band. This is particularly useful if the transmitter is operated not only on a single frequency but in multichannel mode, with considerable spread between the channels.

2.4 Functional Description

2.4.1 Special Function Registers

TDA5150 is configurable by programming the Special Function Register bank (abbreviated SFRs) via the SPI interface.

Terminology and notations related to TDA5150 SFR set, list of symbols and programming restrictions are given in **Chapter 22 Register Terminology**.

Detailed description of SFR map, programming, usage and content explanations are found in Chapter 2.4 Functional Description and Chapter 2.5 Digital Control (SFR Registers).

2.4.2 Power Supply Circuit

An internal **voltage regulator** generates a constant supply voltage (2.1 V nominal) for most of the analog and digital blocks.

An external capacitor (100 nF nominal value) connected between VREG (pin 4) and GND (pin 3) is necessary to guarantee stable functionality of the regulator.

Data Sheet 18 V 1.1, June 2012



The regulated voltage on VREG pin is not adjustable by user and it is not allowed to connect any additional, external loads to this pin, but the above mentioned decoupling capacitor.

In **STANDBY** state, a special low-power voltage regulator is activated, which is supplying only the SPI bus interface, the SFR registers and the system controller.

In order to further reduce the current consumption, and keeping in mind that leakage currents can steeply increase by high temperatures, an additional low-power state, denoted **SLEEP** was defined. In this state most of the digital part is disconnected from the regulator (VREG). Only the SPI bus interface remains active. As a consequence, further power saving is achieved, but register content is lost by entering this mode.

See Chapter 2.4.9 Operating Modes for further informations.

2.4.2.1 Brownout Detector

A **Brownout Detector** (abbreviated **BOD**) is integrated into the TDA5150 transmitter.

Brownout is a condition where the supply voltage drops below a certain threshold level. By brownout events the integrity of SFRs can not be guaranteed, even if the dropout's duration is very short.

During active states, BOD monitors the VREG pin; during **STANDBY**, it monitors VBAT and VREG supply lines.

Table 1 BOD Threshold

Description		Monitored @	min	max
Brownout Detection Level—Active State	VBDR	VREG	1.7 V	1.8 V
Brownout Detection Level—StandBy State	VPDBR	VREG & VBAT	0.7 V	1.7 V

If the BOD detects a brownout, the Power Amplifier is switched off and the SFRs are reset. The device is then forced to restart from the Power Up Reset condition. This ensures that the device is always in a well-defined logic state.






Figure 5 Power-on Reset/Brownout Detector

Brownout is indicated by bit BROUTERR (0x01.2) within SFR TXTSTAT (0x01).

Note: The BOD itself can not be used to guarantee the correct operation of analog sections, where the minimum operating voltage is defined to be 1.9 V; as this is larger than the maximum BOD voltage. In other words, in case of a supply voltage drop, the voltage region which is critical for reliable operation of the analog sections (min 1.9V) is reached before the brownout detector triggers (between 1.8 - 1.7V).

See also Chapter 4.2 for operating voltage limits.

2.4.2.2 Low Battery Detector

TDA5150 has an embedded **Low Battery Detector** (**LBD**) block. In active modes, **LBD** monitors the voltage on VBAT supply line (pin 5). **LBD** has two activation thresholds, set to 2.4 V and 2.1 V. The status regarding supply voltage below threshold events can be updated by reading from SFR *TXSTAT*, bits 4 and 5 (0x01.5:4). These LBD flags are cleared after every transmission start. The LBD might be used as early warning for low battery voltage state (but before the battery voltage is dropping below the critical value, which renders normal operation capability).



2.4.2.3 SFRs related to Supply Voltage monitoring

ADDR 0x01		TXSTAT-	-Transmit	ter Status	Register		
		•					
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1	n.u.	LBD_2V1	LBD_2V4	VAC_FAIL	BROUTERR	PARERR	PLLLDER
/	1	r/0	r/0	c/0	c/1	c/0	c/0
Bit 7	1			Set to 1, ma	ndatory		
Bit 5	LBD_2V1			battery low of	detected, thres	hold at 2.1 V	-
Bit 4	LBD_2V4			battery low detected, threshold at 2.4 V			
Bit 3	reserved			reserved			
Bit 2	BROUTE	RR		Brown out event			
Bit 1	PARERR			Parity error			
Bit 0	PLLLDER			PLL lock det	tector error		
Comment	S			•			
LBD_2V1	LBD_2V1 Batte		ge drop below	2.1 V detecte	ed if 1. In stand	by mode, this	bit is invalid.
LBD_2V4		Battery voltage drop below 2.4 V detected if 1. In standby mode, this bit is invalid.					
BROUTE	BROUTERR Br		Brownout event detected if 1.				
PARERR Parity		Parity error detected if 1.					
PLLLDER	RR	PLL lock error detected if 1.					

2.4.3 Digital Control (3-wire SPI Bus)

The control interface is a 3-wire Serial Peripheral Interface (SPI), which is used for device control and data transmission.

2.4.3.1 SPI Pin Description

- EN enable input with embedded pull-down resistor. High level on EN input enables the SPI transmission. The rising edge of the EN signal triggers the selection of the active SCK edge (for the consequent data transfer, until the EN line goes again in low state) and transmission/ sampling of data between the device and the microcontroller can start. For details refer to Figure 6 and Figure 7.
- **SDIO 3-state input/output** This bidirectional line is used for data transfer between the TDA5150 and external host (usually a μC). On-chip pull-down resistor is connected to this pin. The load drive capability is listed in **Table 4.3**.



SCK - clock input pin with embedded pull-down resistor. If SCK is at low level while EN goes high, the incoming SDIO data is sampled by falling edge of the SCK and the output SDIO data is set by the rising edge of SCK. Contrariwise, If SCK is at high level when EN goes high, the SDIO data is sampled with the rising edge of the SCK clock and output on SDIO by falling edge of the SCK clock. For details refer to Figure 6 and Figure 7.

SPI commands are started by the rising edge on the EN line and terminated by the falling edge on EN.

The available Burst Write mode allows configuration of several SFRs within one block access, without cycling the EN line Low - High - Low for each individual byte. By keeping the EN line at High level, subsequent bytes could be sent, and the byte address counter is autoincremented, thus speeding up the transfer on the SPI bus.

A self-explaining diagram is found here: Chapter 9 Timing Diagrams of 3-wire SPI.

The active edge of SCK (during SPI commands) is programmable, and it is determined by the level on SCK line at the moment of activation of the EN line (rising edge on EN).

If SCK is low at that moment, the incoming SDIO data will be sampled with the falling edge of SCK, and output by rising edge of SCK (see **Figure 6** below).




Figure 6 SPI Timing — SCK low at rising edge of EN

If SCK is high during occurrence of rising edge on EN, incoming SDIO data is sampled with the rising edge on SCK, and output by falling edge of SCK, as illustrated in **Figure 7**.

Data Sheet 22 V 1.1, June 2012






Figure 7 SPI Timing — SCK high at rising edge of EN

2.4.3.2 SPI XOR Checksum

The SPI block includes a safety feature for checksum calculation. This is achieved by means of XOR operation between the address and the data during write operation of SFR registers. The checksum is in fact the XOR of the data 8-bitwise after every 8 bits of the SPI write command. The calculated checksum value is then automatically written into SFR SPICHKSUM (0x00) and can be compared with the expected value. By executing a read operation of SFR SPICHKSUM (0x00) the register content is automatically cleared (after read). Read access to any of the other readable SFRs does not influence the SFR SPICHKSUM.




Figure 8 Generating the Checksum of SFRs, block diagram

Example:

Write to SFR address 0x04, data 0x02, address 0x05, data 0x01

Bytes transmitted via SPI	Result in Checksum Register
0000 0100	0000 0100
0000 0010	0000 0110
0000 0101	0000 0011
0000 0001	0000 0010

After writing into the registers, content of checksum SFR SPICHKSUM (0x00) will be 0x02.



2.4.3.3 Command Byte Structure

First byte of each SPI sequence is the **Command Byte**, with the following structure:

Functio	n Code	Command Byte Configuration							
C1	C0	Address							
Х	х	A5	A5 A4 A3 A2 A1 A0						

The first 2 bits **C1**, **C0** of the Command Byte are the function code field.

They define the command to be performed, according to the following table:

C1	C0	Function Code Configuration Bits
0	0	Write data into SFR register <a5:a0> field contains the SFR register's address There are 2 possible write modes (controlled by state of EN line): 1. write to a single address 2. burst mode write (with address auto increment)</a5:a0>
0	1	Read data from SFR, <a5:a0> points to register address</a5:a0>
1	0	Reserved (do not use)
1	1	Transmit Command Byte Bits <a5:a0> within this byte define the transmission parameters (see Chapter 2.4.3.4 Transmit Command for command fields).</a5:a0>

The **Write / Read Command** bytes are used for device control. Bit fields <A5:A0> within **Command Byte** are used to specify the addressed SFR register. An overview and register map is given in **Chapter 2.5.1 SFR Register List**.

There are two ways to program the SFR registers:

- 1. by sending Write commands individually, for each register which should be written.
- by sending a Burst Write command, which allows sequential programming (of registers found at subsequent addresses).

Attention: Writing to the address space beyond the valid SFR address range [0x04 - 0x27] is prohibited, as it may lead to system malfunction.



2.4.3.4 Transmit Command

The **Transmit Command Byte** is used for **data transmission**. It precedes the datagram to be transmitted. The Transmit Command Byte format is described in the following table:

C1	C0		Transmi	t Command Configuration
		Bit	Function	Value, description
1	1	A	Data sync	0: off 1: on (at the same time Bit C - Encoding must be set also to 1> Int. Encoding)
1	1	В	PA mode	0: PA off at the falling edge of EN (synchronized with bit-rate if bit A is high) 1: SDIO/DATA is latched at the falling edge of EN, PA stays on, TX data are kept constant. After the time-out of 65536 / f _{sys} which is ~5 ms for a 13 MHz crystal, PA and PLL are switched off.
1	1	С	Encoding	0: off 1: on (selects SFR register for encoding Bit A must be also set to1> Data sync)
1	1	D	Pwr. level/ ModSetting	0: selects PowerLevel/Modulation Setting1 1: selects Power Level/Modulation Setting2
1	1	<e,f></e,f>	Frequency selection	0 (00): frequency channel A selected 1 (01): frequency channel B selected 2 (10): frequency channel C selected 3 (11): frequency channel D selected (for description of programming the frequency channels AD consult Chapter 2.4.11.3 Channel Hopping)

Note: After the last configuration bit for a new transmission was sent, a break of at least 100 µs must be provided in order to achieve PLL settling and lock on the selected channel frequency.

2.4.3.5 Timing Diagrams

In the following timing diagrams the 4 possible SPI commands are shown. The examples are valid for the case of SCK is low when EN line goes from Low to High (rising edge).



Therefore the incoming SDIO data is sampled at the falling edge of SCK, and data is output on SDIO line by the rising edge of SCK signal.




Figure 9 Timing Diagrams of 3-wire SPI

Note: In order to minimize cross-talk between SDIO and SCK lines, it is recommended to keep the SCK either Low or High, but avoid transitions during RF transmission.

Previous Chapter 2.4.3.4 Transmit Command gives an in-depth overview of Transmit Command structure.



2.4.4 Data Encoder

The Data Encoder is used in the so-called Synchronous Transmission Mode.

A description of this transmission mode is found in **Chapter 2.4.11.2 Synchronous Transmission**.

In Synchronous Transmission Mode the Encoder has to be used. If no specific encoding of SDIO data shall be done, select NRZ as encoding scheme.

Definition: 'bit-rate' is the number of transmitted bits per second and expressed in [bits/sec]. Besides NRZ all the other implemented encoding methods split a single bit into two elementary parts, the so-called chips. Therefore we also talk about a chip-rate, which is an "n" multiple of the data-rate.

For NRZ (which means no extra encoding) n = 1 (data-rate = chip-rate), and for all other implemented encoding methods n = 2, or the chip-rate is twice the bit-rate.

The TDA5150 supports the following encoding schemes:

- · Manchester code
- · Differential Manchester code
- · Bi-phase space code
- Bi-phase mark code
- Miller code (Delay modulation)
- NR7
- Scrambling (PRBS9 generator)

All encoded bitstreams can be level inverted (as part of the encoding option)




Figure 10 Coding Schemes



The Data Encoder option is enabled by bit C of Transmit Command (Data Encoder enabled if bit C = 1). See also **Chapter 2.4.3.4 Transmit Command** for command structure. If the Data Encoder is enabled, bit A must to be set for Synchronous Transmission Mode as well (Bit A = 1 and Bit C = 1, this last to enable encoding).

The selection of encoding mode is done via bits ENCODE (0x05.2:0) of SFR TXCFG1. (0x05). At the same time bit INVERT (0x05.3) of the same SFR enables the inversion of an already encoded bit stream.

The encoding activation entry point can be configured in SFR ENCCNT (0x27).

By initializing the SFR *ENCCNT* (0x27) with 0x00, already the first bit is encoded. If for example ENCCNT = 0x10, the first 16 bits should remain unencoded. This method allows to keep the first N bits unencoded within a datagram (in fact plain NRZ), followed by encoded bits (of the same datagram). The encoding scheme is selected by bit-field ENCMODE (0x05.2:0) of SFR *TXCFG1*.

2.4.4.1 PRBS9 Generator, Data Scrambler

TDA5150 contains a PRBS9 generator, suitable for generation of pseudo-random NRZ data patterns. The PRBS9 datastream satisfies (in general lines) the requirements for random distribution (even if longer PRBS polynomials come closer to "true" random distribution) and therefore it may be useful for Transmitter RF tests, for instance by measurement of the "Occupied RF Bandwidth" test case.

In addition the generated PRBS9 pattern can be XOR'ed with a real data pattern sent by the microcontroller and this way "scramble" this data pattern.

Attention: The data scrambling functionality is intended to enhance the clock recovery performance of the Receiver Station. It is not suitable, as stand-alone encryption method for security applications!

PRBS9 is a well known standard in the class of pseudo-random patterns, and is implemented within the TDA5150 by a subpart with following block diagram:




Figure 11 PRBS9 Generator and Data Scrambler



The feedback branches within the PRBS9 generator are fixed (as shown above), but the PRBS generation can be influenced by SFR configuration in the following manner:

- A start value for the PRBS9 Generator can be programmed in SFR PRBS Start Value (0x08). The reset value is 0xAB (10101011). Choice of 0x00 as start value is not allowed, because the output of PRBS9 Generator should "lock" and will never go to High. The PRBS Start Value is loaded into the PRBS9 Generator at the start of each transmission.
- If the Data Scrambler is used, the start of scrambling can be configured in SFR ENCCNT (0x27). If ENCCNT is 0, already the first bit is XOR'ed with PRBS9. If for example ENCCNT = 0x10, the first 16 bits stay unscrambled. This is necessary if a data frame should have always the same wake up and synchronization part, but the payload should be pseudo-random for sensitivity measurements or to enhance the clock recovery on the receiver side.

Data Sheet 29 V 1.1, June 2012



2.4.4.2 SFRs related to Transmitter Configuration and Data Encoding

ADDR 0x05		TXCFG1—Transmitter Configuration Register 1								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
GO2SLEEP	ASKFSK2	ASKFSK1	ASKSLOPE	INVERT	ENCMODE	ENCMODE	ENCMODE			
cw/0	w/0	w/1	w/0	w/0	w/1	w/0	w/1			
Bit 3	INVERT			Data inversion						
Bit <2:0>	ENCMOD	Ε		Encoding mode bit <2:0>						
	1		II.	I.						
INVERT		Encoded dat	ta inversion er	nable						
		0: data not ir	nverted		1: data inverted					
ENCMOD	E	Encoding mo	Encoding mode, code selection (3 bits)							
		000: Manchester	010: Biphase Space	100: Miller (Delay)	110: Scrambling (PRBS)					
		001: Differential Manchester	011 : Biphase Mark	101 : NRZ	111: not used (data = 0)					

ADDR 0x08		PRBS—PRBS Start Value								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PRBS	PRBS	PRBS	PRBS	PRBS	PRBS	PRBS	PRBS			
w/1	w/0	w/1	w/0	w/1	w/0	w/1	w/1			
	1	1	1				-			
Bit <7:0>	PRBS		PRBS start value bit <7:0>							
PRBS start value (8 bits). The PRBS generator uses this value as a starting value after begin of each transmission.							starting value			



ADDR 0x27		ENCCNT - Encoding start bit counter								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT			
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <7:0>	ENCCNT			Encoding start bit counter bit <7:0>						
				1						
ENCCNT		sent uner	ncoded or u	bits on star inscramble ature is use erns first, f	ed before en	ncoder/scra send of uns	ambler is scrambled			

2.4.5 Crystal Oscillator and Clock Divider

The Crystal Oscillator is a single pin, negative-impedance-converter type oscillator (**NIC**), and provides the reference frequency for the phase locked loop and clock signal for the sigma delta modulator.




Figure 12 Oscillator Circuit

The allowed crystal frequencies are in the 12 MHz to 14 MHz range. A load capacitor (C1) is connected in series with the crystal. The value of the load capacitor depends on crystal parameters and to some extent even the parasitic capacitance of the PCB layout (track and load capacitor pad) has a slight, but measurable influence. The shown values are exemplifications, and valid for the crystal used on IFX evaluation board. Please refer also to the crystal oscillator parameters listed in **Chapter 4 Electrical Characteristics** to select a suitable crystal type.

Attention: Theoretically any crystal frequency, within the frequency range specified above, can be used. In practice this freedom is limited by the potential occurrence of so-called Fractional Spurs (see Chapter 2.4.6.1 Fractional Spurs for details).



To avoid this unwanted effect, the crystal frequency must be chosen in such way, that the division ratio:

PLL division factor = (RF carrier frequency) / (crystal frequency)

shall give a fractional part (the part behind the decimal point) between 0.1 and 0.9.

For example a 13.56 MHz crystal should not be used for the carrier frequency of 868 MHz (resulting PLL division factor is 64.012 and the fractional part, of 0.012 is smaller than 0.1).

Note: In multichannel systems prior to settling for a reference oscillator frequency, each individual transmit frequency shall be checked for the PLL division factor (which must be within the 0.1 - 0.9 range) in order to avoid the occurrence of fractional spurs.

In addition the RF frequencies used for the FSK deviation are not allowed to cross the PLL division factor integer line (as in this case the lower and the higher FSK frequencies would have different integer part of PLL division ratio). However this 2nd criterion is automatically fulfilled if the rule for the fractional part range (stated above) is fulfilled.

2.4.5.1 The Bit-Rate Generator

The TDA5150 is able to generate a bit (or chip) clock by dividing the signal frequency output by the crystal oscillator.




Figure 13 Bit-Rate Divider

In Asynchronous Transmission Mode the bitrate clock can be routed to CLKOUT pin and used by the μ C as timer signal for bitrate generation.

In Synchronous Transmission Mode the bitrate clock is in addition used internally, for synchronization of the incoming bitstream.

The bitrate or chiprate is calculated according to the formula:

$$bitrate = \frac{f_{XOSC}}{PRESCALE \times (BDRDIV + 1) \times 2 \times AFTERSCALE}$$



2.4.5.2 The Clock Output

The TDA5150 offers a **clock output** signal **(CLKOUT)**, derived from the crystal frequency. It can be used as source for system clock of a μ C or as bit (chip) clock to control the data rate as already described.

Different stages of the bit-rate divider can be routed to CLKOUT, as well as the output of the XTAL / 16 divider according to following rules:

- If SDIO = 0 when EN goes High, the output clock chosen as XTAL/16 by default.
- If SDIO = 1 when EN goes High, the output clock is selected as imposed by settings
 of SFR CLKOUTCFG (0x06). This is the configurator register for Clock pre- and
 afterscaler. Detailed description of the bit-fields is given in next Chapter 2.4.5.3
 SFRs related to Crystal Oscillator and Clock Divide

If enabled, the CLKOUT starts toggling when the swing amplitude on crystal oscillator output reaches a certain threshold. This small delay is related to the oscillator startup time.

If disabled, no clock signal is output on CLKOUT, but it delivers a rising edge pulse after a reset event and stays high, signalizing that the crystal oscillator output already reached a stable level.

Note: If the CLKOUT line is used as system clock for a µC, keep in mind that in Synchronous Transmission Mode the delivered frequency is not highly stable in phase (it is affected by jitter), due to the fact that the related counters are synchronized with each Transmit Command. The reasons for this and the synchronization procedure itself are explained in Chapter 2.4.11.2 Synchronous Transmission



2.4.5.3 SFRs related to Crystal Oscillator and Clock Divide

ADDR 0x06		CLKOUTCFG - Clock Pre- and Post-scaler								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
CLKSRC	CLKSRC	AFTERSCAIE	AFTERSCALE	PRESCALE	PRESCALE	PRESCALE	CLKOUTENA			
w/0	w/0	w/0	w/0	w/1	w/0	w/0	w/1			
Bit <7:6>	CLKSRC			Clock source selection bit <1:0> 00: after prescaler, 01: after BRDIV counter 10: after BRDIV counter inverted, 11: after afterscale						
Bit <5:4>	AFTERSO	CALE		Afterscaler selection bit <1:0> divide by 2^AFTERSCALE						
Bit <3:1>	PRESCAI	LE		Prescaler selection bit <2:0> divide by 2^PRESCALE						
Bit 0	CLKOUTE	ENA		0 if CLKOUT disabled. In this case CLKOUT goes High after crystal oscillator achieves stable level 1 if clock output enabled						

ADDR 0x07		BDRDIV—Bit-rate Divider								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV			
w/1	w/0	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <7:0>	BDRDIV			BDRDIV divider bit <7:0>						

2.4.6 Sigma-Delta fractional-N PLL Block

The **Sigma-Delta fractional-N PLL** contained on-chip is the key piece for the transmitter's RF functionality.

The advantage of a fractional-N PLL is that not only integer multiples of the crystal frequencies can be generated (N * f_{XTAL}) but also values of N-multiples plus a fractional part, yielding significantly more freedom in terms of reference frequency choice.

Part of the PLL is a VCO (Voltage Controlled Oscillator) operating at a center frequency of around 1.8 GHz. The VCO frequency is divided at first by 2 in a prescaler block with fixed division ratio. It is then further either divided by 1, 2 or 3 in the band select divider block, the resulting frequency at this block's output equaling the transmitter's RF operating frequency.



This RF signal is then further divided by a multimodulus divider block, down to a frequency which is in same range as that of the reference signal's. This last is input from the reference oscillator (i.e. generated by the crystal oscillator block).

The reference oscillator's frequency and the VCO's subdivided frequency, input from multimodulus divider are compared in a phase detector. At the output of the phase detector an error signal, proportional to the phase difference of the two, above mentioned signals is obtained. The phase-error signal is converted to a bipolar current by the charge pump and then fed into the loop filter (integrator).

The output of this integrator controls the VCO frequency via the tuning voltage and so closing the loop.

The multimodulus divider is able to switch between different dividing factors. Thus it is possible e.g. to divide by 2.5 by first dividing by 2, than by 3, followed by 2 again, and so on. The dividing factor is defined by the Sigma-Delta Modulator.

2.4.6.1 Fractional Spurs

Due to the behavior of Sigma-Delta PLLs, spurs are generated at frequencies close to the integer multiples of the reference frequency. These spurs are named **Fractional Spurs**. It is therefore recommended to use PLL division ratios (output RF frequency divided by crystal oscillator frequency) with fractional parts between 0.1 and 0.9, or in other words, the crystal frequency should be chosen in such way to yield for fractional part of the PLL division ratio values between 0.1 and 0.9.

2.4.6.2 Voltage Controlled Oscillator (VCO)

The Voltage Controlled Oscillator runs at approximately 1.8 GHz. This is 2, 4, or 6 times the desired RF output frequency, dependent on the frequency band settings.

To trim out production tolerances of the VCO, a VCO Auto Calibration mechanism (VAC) is implemented and runs automatically during each start up of the PLL. First a fixed, internal voltage is applied to the VCO, and the generated RF frequency is divided by 4 (or 8 for 868/915 MHz bands). The positive transitions are then counted during 32 system clock cycles. The result is compared to a configured number, derived from the desired RF frequency value (as the formula shows). The VCO is then automatically fine-tuned, before an RF transmission starts.

$$VAC_CTR < 8:0> = \frac{PLLINT < 6:0> + \frac{PLLFRAC < 20:0> + 0.5}{2^{21} - 0.5}}{(ISMB < I> + 1) \times 4} \times VAC_NXOSC < 5:0> + 0.5$$

where:

VAC_CTR<8:0> has to be calculated according the formula above. It contains the
optimal number of positive transitions to which the VAC-counter result is compared.



- PLLINT <6:0> and PLLFRAC <20:0> PLL divider SFRs used to define the desired RF frequency.
- ISMB<1> MSB of SFR register ISMB<1:0>, for band selection.
- VAC_NXOSC<5:0> always set to 32 decimal or 0x20, number of elapsed system clocks cycles used for VAC counting (i.e. total duration of counting).

2.4.6.3 Loop Filter Bandwidth

In order to provide a high grade of flexibility by choice of modulation parameters, a PLL with programable bandwidth have been implemented in the TDA5150.

The damping resistor(s), part of the active Loop Filter in the PLL can be selected by means of a 3 bit control field designated PLLBWTRIM in the SFR register *PLLBW* (0x25.6:4).

Aiming the minima of RF-energy leaking into the adjacent channel(s) and/or out of band transmissions, the PLL bandwidth should be set as narrow as possible, but not less then 1.5 - 2 times the chip rate, if FSK or GFSK modulation is used.

For NRZ encoding the chip rate and data and bit rate are the same. For all other encoding schemes like Manchester or Bi-Phase etc. each bit is represented by two chips. Therefore the chip rate is the double of the bit rate for all encoding schemes, implemented in the TDA5150 encoder, excepting NRZ. The chip rate is not influenced by the fact whether the encoding is done by the on-chip Data Encoder or is realized externally. In order to maintain the PLL loop stability and for optimum performance, the chargepump and loop filter settings as listed in *Table 2* have to be used.

Note: current settings and associated loop filter damping factors are correlated.

Table	Table 2 PLL recommended settings										
Loop filter damping resistor selection		Chargepump settings and resulting current					Resulting nominal PLL BW	Notes			
PLL	.BW TI	RIM		CPT	RIM		CP_current	[kHz]			
Bit2	Bit1	Bit0	Bit3	Bit2	Bit1	Bit0	[uA]				
0	0	0	*	*	*	*	*	*	not recommended		
0	0	1	1	1	1	1	40	410			
0	1	0	1	1	0	0	32.5	375			
0	1	1	1	0	0	1	25	335			
1	0	0	0	1	1	0	17.5	270			
1	0	1	0	1	0	0	12.5	230			
1	1	0	0	0	1	0	7.5	175			
1	1	1	0	0	0	1	5	150			



2.4.6.4 PLL Dividers, RF Carrier Frequency

The divider chain contains a fixed divider by 2 (prescaler), a band select divider, dividing by 1 for the 915 and 868 MHz bands, by 2 for the 434 MHz band, and by 3 for the 315 MHz band. The divider ratio of this block is controlled by the field SMB0/1 of SFR *TXCFG0* (0x04.3:2). This band selection block is followed by the Multi-Modulus Divider, which is controlled by the Sigma-Delta Modulator. The RF frequency is set in the PLL Integer and PLL Fractional SFRs. Up to 4 different frequencies may be preconfigured in the same band (Frequency Registers A, B, C, D) and finally the active channel selected through the Transmit Command. This allows fast channel switching or hopping, without the need of downloading the complete reconfiguration data content into the corresponding SFRs (i.e the new PLL settings).

The RF frequency f_{RF} is derived from the crystal frequency.

$$f_{RF} = f_{XOSC} \times \left(PLLINT < 6:0 > + \frac{PLLFRAC < 20:0 > + 0.5}{2^{21} - 0.5}\right)$$

For the 315 MHz and 433 MHz bands (ISMB<1> = 0) PLLINT bit 6 is not used and only values from 15 to 43 are valid.

For the 868 MHz and 915 MHz bands (ISMB<1> = 1) all PLLINT bits are used and values between 54 and 84 are valid.

2.4.6.5 SFRs related to Sigma-Delta fractional-N PLL Block

ADDR 0x	04	TXCFG0-	TXCFG0—Transmitter Configuration Register 0								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
GO2STDBY	reserved	reserved	FSOFF	ISMB	ISMB	reserved	reserved				
cw/0	w/0	w/0	w/0	w/0	w/1	w/1	w/0				
		1									
Bit 7	GO2STDBY	1: activate STANDBY									
Bit 4	FSOFF	0: activate FAILSAFE									
Bit <3:2>	ISMB			RF frequency band bits							
ISMB	ISMB ISM band selection (2-bits)										
00 : MHz 300-320			01 : MHz 433-450	10 : MHz 863-870	11 : MHz 902-928						



ADDR 0x 0x11, 0x1			PLLINTn—PLL MM Integer Value Channel A, B, C, D n: Channel A, B, C, D							
Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1							
n.u.	PLLINTn	PLLINTn	LLINT <i>n</i> PLLINT <i>n</i> PLLINT <i>n</i> PLLINT <i>n</i> PL							
1	w/1	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <6:0>	PLLINT <i>n</i>			Integer divisi	ion ratio bit <6	:0>				
PLLINTn Multi-modulus divider integer offset value (7 bits) for Channel A, B, C, and D						C, and D				

ADDR 0x0A, 0x0E, 0x12, 0x16			PLLFRACn0—PLL Fractional Division Ratio n: Channel A, B, C, D (byte 0)							
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
PLLFRACn0	PLLFRACn0	PLLFRACn0	D PLLFRACnO PLLFRACnO PLLFRACnO PL							
w/0	w/0	w/0	w/0	w/0 w/0 w/0 w/0						
Bit <7:0>	PLLFRAC	cn0		Fractional di	vision ratio bit	<7:0>				
PLLFRAC <i>n</i> 0 Synthesizer channel frequency value (21 bits, bits < 7:0 >), Fractional division ratio for Channel A , B , C , and D						al division				

ADDR 0x0B, 0x0F, 0x13, 0x17			PLLFRACn1—PLL Fractional Division Ratio n: Channel A, B, C, D (byte 1)							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PLLFRACn1	PLLFRACn1	PLLFRACn1	PLLFRACn1	PLLFRACn1	PLLFRACn1	PLLFRACn1	PLLFRACn1			
w/0	w/0	w/0	w/0 w/0 w/0 w/0				w/0			
Bit <7:0>	PLLFRAC	<i>n</i> 1		Fractional di	vision ratio bit	<15:8>				
PLLFRAC	cn1		channel frequ	ency value (2 ⁻ and D	1 bits, bits < 1	5:8 >), fraction	nal division			



ADDR 0x0C, 0x10, 0x14, 0x18			PLLFRACn2—PLL Fractional Division Ratio n: Channel A, B, C, D (byte 2)							
Dir 7										
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
n.u.	n.u.	reserved	PLLFRACn2	PLLFRACn2	PLLFRACn2	PLLFRACn2	PLLFRACn2			
1	1	w/0	w/1	w/0	w/0	w/0	w/0			
Bit 5	reserved			Set to 0. Use bit unchange	ers are advise	d to leave the	state of this			
Bit <4:0>	PLLFRAC	n2		Fractional di	vision ratio bit	<20:16>				
PLLFRAC <i>n</i> 2 Synthesizer channel frequency value (21 bits, bits < 20:16 >), fractional dratio for Channel A , B , C , and D						onal division				

2.4.7 Digital FSK/GFSK Modulator

The TDA5150 uses an integrated **direct FSK Modulator** for generation of RF-signals. By this method, and assuming NRZ data encoding, a positive frequency deviation (relative to nominal carrier frequency) occurs for a logical "1" of the already encoded data, and a negative frequency deviation for a logical "0" if the data inversion bit INVERT in SFR *TXCFG1* (0x05.3) is 0 (inversion OFF).

If the inversion function is active (INVERT bit is set to 1), the frequency shift directions are inverted (i.e. negative frequency deviation for logical "1" of input data and positive deviation for "0") for the same NRZ data stream.

Note: If an encoding scheme other then NRZ is chosen, then data bits are decomposed in elementary chips, as shown in Figure 10 and above two statements regarding input data inversion state (on/off) versus frequency shift direction are true, but apply instead of input data bit, to the resulting chips.

The two frequencies, corresponding to positive and negative frequency shift are directly associated with specific divider numbers.

The modulation is achieved by switching between these two divider numbers and it takes effect under the control of data signal state (and encoding scheme, if other then NRZ).

The above described (divider ratio switching) method is called direct FSK modulation.

With direct FSK modulation a well controlled frequency shift can be achieved and the pullability of the crystal in the reference frequency oscillator circuit is no issue anymore, like by the classical FSK, where usually a reactance does "pull" the crystal frequency.

Data shaping is realized in the digital domain, as Gaussian filtered FSK (GFSK). It can be enabled by setting the GFBYP bit of SFR *GFXOSC* (0x1E.3) to 0.



The GFSK modulation scheme can further reduce the occupied RF bandwidth versus FSK modulation.

The ASK or FSK modulation type is selected by a bit-field in SFR *TXCFG1* (0x05). There are two possible setups, denoted **ModulationSetting1** and **ModulationSetting2**. A field within **Transmit Command** byte (referenced as bit D in **Transmit Command** byte) selects one of the two settings as active. This allows for fast commutation between modulation parameters without additional (re)configuration and repeated register downloads. See also **Chapter 2.4.3.4 Transmit Command** for details.




Figure 14 Spectrum for FSK and Gaussian FSK (GFSK) modulated RF-signals, both with 20 kbit/s datarate and ± 35 kHz FSK deviation. Blue plot corresponds to FSK and green plot to GFSK modulation.

The **frequency deviation** is configured using the bits FDEF<4:0> and FDEVSCALE<2:0> in the SFR *FDEV*(0x1C.7:0) and is calculated as follows:

$$\Delta f_{RF} = f_{XOSC} \times \frac{190 \times FDEV < 4:0 > \times \frac{2^{FDEVSCALE} < 2:0 >}{64} + 0.5}{2^{21} - 0.5}$$

Note that the FSK deviation is referenced to the center frequency. This means, that the spacing between the two FSK frequencies, is twice the FSK deviation.

The pulse-shaping Gaussian Filter used for GFSK can be disabled if regular FSK is used. In ASK mode the filter is always switched off. For ASK mode a power-sloping mechanism is available and described in detail in **Chapter 2.4.8 Power Amplifier**, **ASK Modulator**.



The Gaussian shaping is defined as a number of fixed frequency steps (transitions) between the 2 FSK frequencies, corresponding to Low and High, or 0 and 1 on the modulator input. It is understood that the steps are counted over one edge of the data chip. Ideally these 16 steps are distributed over the complete data chip length, which means there are 16 gaussian filter steps per chip or $N_{\rm GF} = 16$. Selecting $N_{\rm GF} > 16$ will reduce the shaping effect and selecting $N_{\rm GF} < 16$ will cause a reduction of signal information, with minimal positive effect on the obtained RF spectrum.




Figure 15 Influence of the Gaussian Divider on Data Shaping

The content of GFDIV is calculated as follows:

$$GFDIV = \frac{f_{XOSC}}{chiprate \times N_{GF}} - \mathbf{1}$$

It is recommended to program the **GFDIV** register in such way, that the GF divider **NGF** is 16 times the chip-rate. This allows optimum Gaussian filtering.

Data Sheet 41 V 1.1, June 2012



2.4.7.1 SFRs related to digital FSK / GFSK Modulator

ADDR 0x1C FDEV—		FDEV—F	—Frequency Deviation							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
FDEVSCALE	FDEVSCALE	FDEVSCALE	FDEV	FDEV	FDEV	FDEV	FDEV			
w/1	w/1	w/0	w/1	w/1	w/1	w/1	w/1			
			1	1	1					
Bit <7:5>	FDEVSCALE			Frequency deviation scaling bit <2:0>						
Bit <4:0>	FDEV			Frequency deviation bit <4:0>						
FDEVSCA	ALE	Scaling of the	e frequency d	eviation (3 bits	3)					
		000 : divide by 64	001 : divide by 32	010 : divide by 16	011: divide by 8					
100 : divide by 4			101 : divide by 2	110 : divide by 1	111: multiply by2					
FDEV			eviation value e Gaussian filt		es the multipli	cation value f	or the output			

ADDR 0x	1D	GFDIV—Gaussian Filter Divider Value								
	T	1	1	1	1	1	1			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV			
w/0	w/0	w/0	w/0 w/0 w/1 w/0 w/0 w							
Bit <7:0>	GFDIV			Gaussian filt	ter divider bit	<7:0>				
GFDIV Gaussian filter clock divider value (11 bits, bits < 7:0 >), defines the sampling ratio of the Gaussian filter; typically this value is set such that the GF divider NGF is 16 x chip-rate (for ideal Gaussian filtering). Note: bits < 10:8> are contained in GFXOSC register (0x1E)										



ADDR 0x	1E	GFXOSC—Gaussian Filter Configuration								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
FHBLANK	reserved	reserved	reserved	GFBYP	GFDIV	GFDIV	GFDIV			
w/0	w/1	w/1	w/1	w/1	w/0	w/0	w/0			
Bit 7	FHBLANK									
Bit 3	GFBYP	1	Gaussian filter bypass							
Bit <2:0>	GFDIV			Gaussian filt	ter divider bit «	<10:8>				
				1						
FHBLANK		Frequency H	opping disable	e (defines the	jump from the	TX_TIMEOU	T state)			
			mp to TX_ON imp to PLL_C	I state) see als N state)	so GFXOSC re	egister descri	otion (<u>0x1E)</u>			
GFBYP		Gaussian filter bypass: 0: GF enabled 1: GF bypassed								
GFDIV			Gaussian filter clock divider value (11 bits, bits < 10:8 >), defines the sampling ratio of the Gaussian filter, typically this value is set such that the GF divider is 16 x chip-rate (for ideal Gaussian filtering) Note: bits < 7:0> are contained in GFDIV register (0x1D)							

2.4.8 Power Amplifier, ASK Modulator

The RF signal generated by VCO and under the control of the Sigma-Delta fractional-N PLL is fed to a group of class-C Power Amplifier stages, and amplified before being transmitted. The Power Amplifier (PA) includes an output power control, ASK sloping, switchable capacitors for antenna fine tuning and an auto switch-off mechanism, as part of the Fail-Safe system. If critical supply voltage drop or frequency error events occur, the Fail-Safe mechanism switches the PA off, thus preventing erroneous transmissions.






Figure 16 Transmitter Blocks

In FSK or GFSK mode, the PA is always ON during the transmission's duration. By ASK mode, the SDPLL delivers a continuous RF signal to the PA. The PA is switched ON and OFF, according to the data signal to be transmitted. Additionally there is an ASK sloping mechanism, which switches the different power stages ON (and OFF) in a well determined sequence, correlated with the transitions on data signal line. This power ramping procedure minimizes out-of band transients and spectral splatter.

2.4.8.1 PA Output Power Programming

The PA comprises 11 elementary cells in parallel. Each one is a class-C amplifier.

The cells are grouped in three PA blocks.

PA Block 0 is composed of 9 stages, PA Block 1 and PA Block 2 are strong single stages. Each PA Block can be individually enabled and disabled to optimize power consumption and efficiency in an output power subrange. The overall 11 PA stages allow control of the RF output power in 11 steps over a range of 20 dB. The PA can be switched OFF by disabling all the 11 stages.




Figure 17 PA Core with Output Power Control



Two independent PA power level settings can be configured. With the Transmit Command the PA power level is selected together with the modulation setting. This means, either power level 1 AND modulation type 1 or power level 2 AND modulation type 2 are selected, according to Modulation Setting 1 or Modulation Setting 2 field in the Transmit Configuration byte.

The 3 PA Blocks are enabled by PA_PS1 and PA_PS2 bits within SFR *POWCFG0* (0x1A). The bits PA_PS1 do enable the PA blocks for power level 1 and bits PA_PS2 are used for power level 2.

Enabling the 3 PA Blocks offers following typical PA ranges (note that the PA output power depends also on the external matching circuit, at a guite large extent):

- PA_PS bit0=1: +5 dBm matched; Pout = +5 dBm down to -10 dBm, 9 PA Stages
- PA_PS bit1=1: +8 dBm <u>matched</u>; Pout = +8 dBm down to -10 dBm, 10 PA Stages
- PA_PS bit2=1: +10 dBm matched; Pout = +10 dBm down to -10 dBm, 11 PA Stages

In addition to enabling the PA Blocks, the 11 PA stages have to be configured. This is achieved by setting the bit-fields POUT1 (0x1B.3:0) for power level 1 and POUT2 (0x1B.7:4) for power level 2 in SFR POWCFG1 (0x1B) (POUTn=0 means that the PA is effectively OFF).

The output impedance of the PA depends on the number of PA stages used. The external antenna matching must be done for the impedance related to the highest number of used PA stages, or in other words, for the use-case of highest RF output power. If the desired output power is +10 dBm for instance, the antenna should be matched for the case of all the 11 PA Stages active. In the same way, if the output power requirement is for +5 dBm, the antenna should be matched assuming that 9 PA Stages are used and active. Supposed the matching network have been set up for the PA impedance bound to +10 dBm output power (all 11 PA Stages active), it is reasonable to expect some degree of mismatch and efficiency loss by operation in +5 dBm RF power mode.

2.4.8.2 ASK Modulation and ASK Sloping

The ASK or FSK modulation is selected by SFR *TXCFG1* (0x05). There are two possible setups, designated **ModulationSetting1**, and **ModulationSetting2**. The bit D of Transmit Command Byte selects the active setting. This allows switching between the two modulation setups, without any further register configuration. See also

Chapter 2.4.3.4 Transmit Command

ASK modulation is realized by switching the PA Stages ON and OFF in accordance with data signal to be transmitted.

On-chip ASK Sloping capability is provided within TDA5150. This means that instead of switching all PA Stages at the same time, they are switched ON one after the other in a configurable time sequence.

The power sloping is controlled by SFR SLOPDIV register (0x19.7:0).

Data Sheet 45 V 1.1, June 2012



The register content is equal with the number of reference oscillator cycles elapsed until the next PA stage is switched ON or OFF.

Note: For optimum shaping effect, it is recommended to match the number of sloping steps to the required maximum output power and consequently to the maximum number of stages which might be used.

2.4.8.3 Duty Cycle Control

The control of Duty Cycle leads to control of the averaged RF output power (by changing the conductive angle of the RF power amplifier) and contributes to further reduction of the current consumption. It is worth to be noted, that decreasing conduction angle values lead to decrease of power consumption, but at the same time due to the short and high-amplitude current pulses the level of RF harmonics (on n^* fcarrier frequencies) will tend to rise. An adequate lowpass or bandpass filter is required therefore between the power amplifier and the load, and quite often this filter is merged into one block with the impedance matching network (i.e. the impedance matching network is able to reject some harmonics of the carrier frequency, especially those with potentially high level).

If Duty Cycle control option is enabled, nominal values of 31 %, 35 %, 39 % and 43 % can be programmed. If disabled, the default value of 50% applies for Duty Cycle.

The Duty Cycle Control is accessible through the DCCCONF bits (0x1F.5:4) of SFR ANTTDCC (0x1F) (see **DCCCONF** paragraph for details).

In the 315 MHz band the DCCCONF and DCCDISABLE bits are ignored. A predefined (and optimized) value of 33% is superimposed instead of a programable Duty Cycle.



2.4.8.4 Antenna Tuning

A block of 4 switchable capacitors connected in parallel with the PA output may be used for antenna tuning. This option may be useful for fine-tuning the RF PA to Load matching network, and thus to obtain enhanced radiated power performance in a wider frequency band. However retuning is required only in those multichannel applications, where the channels are at considerable frequency offset one from the other (i.e not for ISM bands).

The tuning capacitors can be switched ON / OFF individually, the control of the respective switches is implemented in SFR *TUNETOP* (0x1F).




Figure 18 PA Antenna Tuning and Matching

The 4 switched capacitors have different values of typically 60 fF, 120 fF, 240 fF and 480 fF, giving an overall maximum capacitance of about 0.9 pF.

Note: Due to the low Q Factor of the switched capacitors at the higher frequencies, the current consumption of the device tends to increase if this tuning option is used in the higher frequency bands (868 MHz and 915 MHz).

2.4.8.5 Fail-Safe PA Switch Off

To prevent erroneous transmissions (on wrong frequency or with erroneous modulation parameters, altered payload etc.) the activation of Fail-Safe mechanism is coupled with deactivation (switching off) of the RF Power Amplifier stages. If critical errors occur, the Fail-Safe mechanism incorporated in the TDA5150 is activated, provided the detection enable bit is armed (i.e. bit FSOFF in SFR TXCFG0 (0x04.4) is 0).

Observe that this corresponds to the after-reset state. In other words, by exiting the reset state, the Fail-Safe detection is already armed, but it can be deactivated anytime by



changing its control bit state to High (bit FSOFF=1 (0x04.4)) or rearmed, by setting it to Low.

If the detection is armed, RF Power Amplifier drivers are automatically switched OFF in case of an error, to prevent erroneous transmissions.

This happens if at least one of the following events occurs:

- · Parity error in the SFRs
- Brownout event (event sensed by the brown-out detector BOD)
- PLL lock failure is detected (event sensed by the lock detector LD)

If the detection is disabled, the error flags in *Transmitter Status Register* (0x01) still keep track of error status (i.e. they are set, if an error occurs) but the RF Power Amplifier is not switched off by the error flag(s) set condition (i.e. the RF-PA continues to transmit despite error until the transmission is terminated as a normal, error-free one).

Refer to *Transmitter Status Register* (0x01) description and Fail-Safe Flags, explained in next Chapter 2.4.8.6 SFRs related to RF Power Amplifier and ASK Modulator.



2.4.8.6 SFRs related to RF Power Amplifier and ASK Modulator

ADDR 0x	04	TXCFG0-	-Transmi	tter Config	uration R	egister 0				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
GO2STDBY	reserved	reserved	FSOFF	ISMB	ISMB	reserved	reserved			
cw/0	w/0	w/0	w/0	w/0	w/1	w/1	w/0			
Bit 4	FSOFF	Fail-Safe mechanism: 0 enabled, 1 turned off								

ADDR 0x05 TXCFG1-		—Transmitter Configuration Register 1								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
GO2SLEEP	ASKFSK2	ASKFSK1	ASKSLOPE	INVERT	ENCMODE	ENCMODE	ENCMODE			
cw/0	w/0	w/1	w/0	w/0	w/1	w/0	w/1			
Bit 4	ASKSLOF	PE		ASK sloping: 0 disable, 1 enable						

ADDR 0x19 SLOPE			OPEDIV —ASK Sloping Clock Divider						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV		
w/1	w/0	w/0	w/0 w/0 w/0 w/0 w/0						
Bit <7:0>	SLOPEDI	V		ASK sloping	clock divider	bit <7:0>			
SLOPEDIV ASK sloping clock division ratio (10 bits, bits < 7:0 >), defines the timing of the ASK signal shaping using PA power stage switching							ng of the ASK		
ge:					to 0x3FF : SLOPEDIV =	= 1024			



ADDR 0x	1 A	POWCFG	i0—PA Ou	tput Powe	r Configu	ration Reg	ister 0		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PA_PS2	PA_PS2	PA_PS2	PA_PS1	PA_PS1	PA_PS1	SLOPEDIV	SLOPEDIV		
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0		
Bit <7:5>	PA_PS2	PS2 PA output blocks setting 2 bit <2:0>							
Bit <4:2>	PA_PS1			PA output blocks setting 1 bit <2:0>					
Bit <1:0>	SLOPEDI	V		ASK sloping	clock divider	bit <9:8>			
PA_PS2		Individual co	ntrol of the 3 l	PA blocks, set	ting 2 (3-bits)				
		0: disabled	1: enabled	Bit(0) ==> PA block 0	Bit(1) ==> PA block 1	Bit(2) ==> PA block 2			
PA_PS1		Individual co	ntrol of the 3 l	PA blocks, set	ting 1(3-bits)				
		0: disabled	1: enabled	Bit(0) ==> Bit(1) ==> Bit(2) ==> PA block 0 PA block 1 PA block 2					
SLOPEDI	V			ratio (10 bits, PA power sta	,,,	efines the free	quency of the		
		Range:		from 0x000 : SLOPEDIV = 1 to 0x3FF : SLOPEDIV = 1024					

ADDR 0x	1B	POWCFG1—PA Output Power Configuration Register 1								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
POUT2	POUT2	POUT2	POUT2	POUT1	POUT1	POUT1	POUT1			
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <7:4>	POUT2	Output power setting 2 bit <3:0>								
Bit <3:0>	POUT1			Output powe	er setting 1 bit	<3:0>				
POUT2		PA output po	ower setting 2	2 (4 bits), defines the number of enabled PA stages						
		Range:	Range:		from 0x0 : POUT2 = 0		to 0xB : POUT2 = 11 > 0xB : POUT2 = 11			
POUT1		PA output po	PA output power setting 1 (4 bits), defines the number of enabled PA stages							
Range:			from 0x0 : POUT1 = 0 to 0xB : POUT1 = 11 > 0xB : POUT1 = 11							



ADDR 0x	ADDR 0x1F		ANTTDCC—Antenna Tuning and Duty Cycle Configurations							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
reserved	DCC DISABLE	DCCCONF	DCCCONF	TUNETOP	TUNETOP	TUNETOP	TUNETOP			
w/0	w/0	w/1	w/0	w/0	w/0	w/0	w/0			
Bit 7	reserved			Always use	0					
Bit 6	DCCDISA	ABLE		Duty cycle c	Duty cycle control disable					
Bit <5:4>	DCCCON	IF		Duty cycle control delay configuration bit <1:0>						
Bit 3:0	TUNETO	Р		Antenna tuning top capacitor bit <3:0>						
			•	•						
DCCDISA	BLE	Duty cycle c	Duty cycle control disable (must be 0 for ISMB=0)							
		0 enabled			1 disabled (d	delay = 0ps)				
DCCCON	=	Duty cycle co	ontrol delay co	onfiguration (IS	SMB = 1/2/3, fc	or ISMB = 0 =>	delay = 0 ps)			
	00: 43% (69/35/33 ps)		01: 39% (207/104/9 8 ps)	10: 35% (346/173/ 164 ps)	11: 31% (484/242/ 230 ps)					
TUNETO	Р	Antenna tun	ing top capaci	tor selection (4-bits):					
			vitch of nks	0: switched off		1: switched on	_			
		Bit(0) ==> 60 fF	Bit(1) ==> 120 fF	Bit(2) ==> 240 fF	Bit(3) ==> 480 fF					

2.4.9 Operating Modes

TDA5150 has 3 main operating modes: **SLEEP**, **STANDBY**, **TRANSMIT** and 2 temporary modes: **XOSC_ENABLE** and **PLL_ENABLE**.

2.4.9.1 SLEEP Mode

SLEEP is the lowest power consumption mode. Most of the internal blocks, excepting the SPI interface are powered down and consequently the content of SFRs is going lost. Therefore the SFR bank requires a full reprogramming after exiting SLEEP mode.

The SPI interface stays active and is supplied via the Low Power Voltage Regulator while in SLEEP mode.

The SPI interface is able to detect bus non-idle conditions and it will wake up the transmitter if the EN pin is taken high and at least 3 pulses are applied to SCK pin.



Observe that this last wake-up condition is automatically fulfilled during communication over the transmitter's SPI-bus, assuming a standard, SPI-bus protocol is used.

SI FFP mode is entered:

 after a GO2SLEEP command execution, i.e by taking the EN pin to Low preceded by setting of the GO2SLEEP bit in SFR TXCFG1 (0x05.7) to 1. This bit will be cleared automatically on WAKEUP (i.e. on exiting the SLEEP state). There is a small latency after the trailing edge of signal on EN pin (of 2 f_{sys} cycles) the time taken to close down internal blocks.

SLEEP mode is left if the EN line is set to High level and there is clock activity (at least 3 pulses) on the SCK line. The conjunction of these 2 conditions will wake up the transmitter and thus SLEEP Mode will be exited.

In SLEEP mode:

- · Only the low power voltage regulator is ON
- · Only the SPI interface is powered
- POR is ON
- BOD is in low power mode (inaccurate threshold)
- All other blocks are OFF
- Power supply for digital core and SFR data is disconnected. As a consequence, SFR register content is lost.

2.4.9.2 STANDBY Mode (Data Retention Mode)

STANDBY is a low power mode, but with higher consumption as SLEEP mode, due to the fact that the SFRs are still supplied in this mode.

STANDBY is entered:

- whenever the EN line is low (no SPI communication), and the time-out count of 65536/ f_{svs} periods have been elapsed
- after a GO2STANDBY command execution (setting the GO2STANDBY bit in SFR TXCFG0 (0x04.7) followed by taking the EN pin to Low (EN=0).

In STANDBY Mode:

- Only the low power voltage regulator is ON
- SPI, SFR container, and System Controller are supplied data can be read into and from the chip.
- POR is ON
- BOD is in low-power mode (inaccurate threshold)
- Data consistency of SFR container is monitored by means of parity bits

All other blocks are OFF.



2.4.9.3 TRANSMIT Mode

This mode is automatically entered during a transmit command. PLL and PA are active in this mode. TRANSMIT is left, with the falling edge of the EN line, when bit B in the Transmit Command is 0. Otherwise TDA5150 remains in the transmit mode with PA and PLL in ON state, until the time-out of 65536 / f_{sys} occurs (around ~5 ms for a 13 MHz reference clock).

- Normal voltage regulator is ON
- POR is ON
- BOD is ON
- XOSC is ON
- PLL is ON
- PA is ON

2.4.9.4 XOSC_ENABLE Mode

This is a temporary mode after power up, entered whenever SLEEP or STANDBY mode is left (by a rising edge of the EN line). This mode is automatically entered while SFRs are programmed. XOSC_ENABLE is left by GO2SLEEP, GO2STANDBY commands, by the ~5 ms time-out to enter automatically STANDBY, or by a transmit command.

- Normal voltage regulator is ON
- POR is ON
- BOD is ON
- XOSC is ON
- · Clock divider is ON
- · PLL and PA are OFF

2.4.9.5 PLL_ENABLE Mode

This is a temporary mode during a transmit command, when the PLL is already activated, but the PA is not switched ON yet.

- Normal voltage regulator is ON
- POR is ON
- BOD is ON
- XOSC is ON
- PLL is ON, PA is OFF






Figure 19 Simplified State Diagram of the TDA5150

2.4.9.6 SFRs related to Operating Modes

ADDR 0x	04	TXCFG0-	-Transmi	tter Config	guration R	egister 0			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
GO2STDBY	reserved	reserved	FSOFF	ISMB	ISMB	reserved	reserved		
cw/0	w/0	w/0	w/0	w/0	w/1	w/1	w/0		
Bit 7 GO2STDBY				1: go to StandBy (cleared after 1 is written)					

ADDR 0x	05	TXCFG1-	-Transmitter Configuration Register 1						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
GO2SLEEP	ASKFSK2	ASKFSK1	ASKSLOPE	INVERT	ENCMODE	ENCMODE	ENCMODE		
cw/0	w/0	w/1	w/0	w/0	w/1	w/0	w/1		
Bit 7	GO2SLEE	P		1: go to Sleep Note: after execution of this command all SFR content is lost					



2.4.10 Fail-Safe Mechanism and Status Register

2.4.10.1 Fail-Safe Flags

The status of the TDA5150 is continuously monitored during active state by the integrated Fail-Safe mechanism, which includes:

- Brownout Error—generates an internal reset, whenever the voltage drops below the specific threshold. The brownout error flag is set, to allow recognition of a brownout event. The flag can be read via SPI bus.
- Parity Error— There is a single parity bit for each SFR register, which is updated each
 time the SFR register is written. Following this update, the parity for each register is
 calculated and checked against this bit continuously. If there is a mismatch in any of
 the registers, the error flag is set. The content of all SFRs is monitored and the parity
 checked even during STANDBY state.
- PLL Lock Error—is monitored after the transmission start. If the PLL loses the phaselocked state during transmission, the related flag is set.

The Fail-Safe status of the chip is stored and available via the SFR *Transmitter Status Register* (0x01). If a failure condition occurs, a flag is set and latched via previously mentioned SFR. Even if the condition which led to the event occurrence is no longer true, the "set" state of the Fail-Safe bits is kept, and cleared only by the Transmitter Status Register read operation. See also **Chapter 2.5.2** for detailed SFR register map.

Preservation of above described Fail-Safe Flag bits in SFR Transmitter Status Register provides a feedback to user about the failure root cause - if any error occurred.

If the Transmit Fail-Safe bit FSOFF in SFR TXCFG0 (0x04) is enabled (set to 0) and one of the Fail-Safe flags goes in active state, the PA is disabled thus preventing further transmission. The after-reset state for Fail-Safe is active (bit FSOFF set to 0).

It is highly recommended to read the SFR *Transmitter Status Register* (0x01) beforeand after a transmission (clear error flags, if any and check for error-free transmission).

2.4.10.2 Low Battery Monitor

The low-battery detector monitors the supply voltage on Pin 5 (VBAT). If the voltage drops below 2.4 V, a corresponding flag is set and the threshold is switched automatically to 2.1 V. If this new threshold is also reached due to further voltage drop, the 2.1 V flag bit is set in addition to the 2.4 V flag. These Fail-Safe flags are automatically cleared after each transmission start, and content is not preserved like for Brownout Error, Parity Error and PLL Lock Error bits.

Summary:

- LBD 2V4 set if battery voltage drops below 2.4 V
- LBD 2V1 set if battery voltage drops below 2.1 V



2.4.10.3 SFRs related to Supply Voltage monitoring

ADDR 0x	:01	TXSTAT—Transmitter Status Register							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1	n.u.	LBD_2V1	LBD_2V4	VAC_FAIL	BROUTERR	PARERR	PLLLDER		
/	1	r/0	r/0	c/0	c/1	c/0	c/0		
Bit 7	1			Set to 1, ma	ndatory				
Bit 5	LBD_2V1			Low battery	detected at 2.	1 V			
Bit 4	LBD_2V4			Low battery detected at 2.4 V					
Bit 3	reserved			Don't care					
Bit 2	BROUTE	RR		Brown out event					
Bit 1	PARERR			Parity error					
Bit 0	PLLLDER			PLL lock detector error					
LBD_2V1		Battery volta	ge drop below	w 2.1 V detected if 1. In standby mode, this bit is invalid.					
LBD_2V4		Battery volta	ge drop below	2.4 V detect	ed if 1. In stand	lby mode, this	s bit is invalid.		
BROUTERR Brownout event detected				if 1.					
PARERR Parity error detected if 1.									
PLLLDEF	RR	PLL lock erro	or detected if	1.					

2.4.11 RF Data Transmission

The procedure of RF Transmission is started by the rising edge of the control signal applied to the chip-enable pin (EN; pin 1). Thus STANDBY or SLEEP Mode are exited followed by start of the crystal oscillator, which would require maximum 1 ms to start up, if the crystal types indicated in **Table 5** and **Table 7** or similar models are used.

Note: the startup time of an oscillator using a quartz crystal as frequency stabilizing element is at great extent a function of oscillator gain and the crystal's equivalent motional parameters (L_1 , C_1 , R_s and C_0). Especially motional inductance (L_1) has a high degree of influence, but also (R_s), the equivalent series resistance and those parameter have to be carefully examined during crystal selection.

During this time the TDA5150 can be already reconfigured, because the SPI block does not require the system clock.



Before start of a transmission the *Transmitter Status Register* (0x01) should be read, in order to clear bits set by previous errors (if any).

Every transmission starts with a Transmit Command:

C1	C0		Transmi	t Command Configuration
		Bit	Function	Value, description
1	1	А	Data sync	0: off 1: on (at the same time Bit C - Encoding must be set also to 1> Int. Encoding)
1	1	В	PA mode	0: PA off at the falling edge of EN (synchronized with bit-rate if bit A is high) 1: SDIO/DATA is latched at the falling edge of EN, PA stays on, TX data are kept constant. After the time-out of 65536 / f _{sys} which is ~5 ms for a 13 MHz crystal, PA and PLL are switched off.
1	1	С	Encoding	0: off 1: on (selects SFR register for encoding Bit A must be also set to1>Data sync)
1	1	D	Pwr. level/ ModSetting	0: selects PowerLevel/Modulation Setting1 1: selects Power Level/Modulation Setting2
1	1	<e,f></e,f>	Frequency selection	0 (00): selects frequency channel A 1 (01): selects frequency channel B 2 (10): selects frequency channel C 3 (11): selects frequency channel D For description of frequency channels AD programming procedure please see Chapter 2.4.11.3 Channel Hopping

The Transmit Command byte is sent via SPI, and identified by the first two bits, designated C0 and C1. These two bits are mandatory set to 1.

The following 6 bits, designated *bit A - bit F*, specify the transmission details.

- A: Synchronous (1) or asynchronous (0) transmission, details are described later in this chapter.
- B: If 0, the PA is switched off by the falling edge of the EN line. If 1, the SDIO line is latched with the falling edge of EN, the PA stays active, continuing to transmit according to the latched SDIO state. After a time-out duration of 65536 / f_{sys} (~5 ms for a 13 MHz reference clock), both the PA and PLL are switched off if no other SPI command starts a new transmission. This feature helps to keep the transmitter

Data Sheet 57 V 1.1, June 2012



sending, despite the fact that the EN line is pulled to Low state, normally a stop condition for Transmitter. Pulling the EN line to (Low) in between SPI command blocks is required by SPI protocol, if commands are not sent in burst mode.

- C: If C = 0, the Encoder is not used. If C = 1, the Encoder is used as configured in the Transmitter Configuration Register 1, bits ENCMODE (0x05.2:0).
- D: Switch between two subsets of transmission parameters, referenced as PowerLevel/Modulation Setting n. Each subset contains 3 bit-fields for control of:
 - modulation type (ASK or FSK)
 - RF-PA block activation (3 blocks are available, may be switched ON/OFF individually)
 - RF-PA output power
- Modulation type (ASK or FSK) is controlled by bit-field ASKFSK1:2 (0x05.6:5) of the SFR Transmitter Configuration Register 1 (0x05). The modulation mode selection is done individually for each of the two transmission settings (steered by bit field value D = 0 or D= 1), with choice between ASK and FSK modulation. The settings are not coupled, i.e one bank could be set for ASK modulation and the other for FSK for example. Further, if FSK is chosen as modulation type, enabling of Gaussian filtering is another option but not mandatory. See also Chapter 2.4.4.2 SFRs related to Transmitter Configuration and Data Encoding.
- RF-PA block activation, controlled by bit-fields PA_PS1 (0x1A.4:2) respectively PA_PS2 (0x1A.7:5) of the SFR Output Power Configuration Register 0, (0x1A) for the two transmission settings
- RF-PA output power selection, controlled by the bit-fields POUT1 (0x1B.3:0) respectively POUT2 (0x1B.7:4) of the SFR Output Power Configuration Register 1, (0x1B) for the two transmission settings
- If D = 0, following fields are selected: [ASKFSK1, together with PA_PS1 and POUT1].
 If D = 1, following fields are selected: [ASKFSK2, together with PA_PS2 and POUT2].
- E, F RF Frequency selection as configured in PLL MM Integer Value registers A/B/C/D (0x09/0x0D/0x11/0x15) and the PLL Fractional Division Ratio registers A/B/C/D (0x0A:0x0C/0x0E:0x10/0x12:0x14/0x16:0x18.

After the transmit command have been sent, the SCLK line has to stay low for at least $100~\mu s$ (i.e settling time of the PLL). A rising edge of the SCLK line after this break activates the PA and starts the transmission. The digital data is input into the transmitter via the SDIO line and transposed into modulated RF signal, without regard on the state of SCLK line (which could be Low or High).

To keep crosstalk between SCLK and SDIO at minimum level, it is recommended to keep SCLK at a steady level, instead of toggling it (usually by the uC).

2.4.11.1 Asynchronous Transmission

In Asynchronous Transmission Mode (also referred as Transparent Mode), the data on SDIO is directly input into modulator and converted into RF carrier. There is no internal

Data Sheet 58 V 1.1, June 2012



synchronization with the bit-rate clock. The CLKOUT programmed to the proper bit-rate (or a multiple of it) may be used by the host to time and shift (into SDIO line) the bits to be transmitted.

The Encoder and Scrambler can not be used and are automatically bypassed.

It is not recommended to use GFSK in conjunction with Asynchronous Transmission Mode, as the frequency steps are timed with 1/16 of the bit-rate (chip-rate) clock. Timing differences between the internal bit-rate clock and the μ C clock may cause unwanted jitter in the transmission.

GFSK modulation is intended to be used rather in conjunction with Synchronous Transmission Mode.




Figure 20 Asynchronous Transmission

Setting the EN line (pin 1) to low terminates the RF-transmission.

2.4.11.2 Synchronous Transmission

In the Synchronous Transmission Mode the transmit data is latched with the falling edge of the internal bit clock, and thus synchronized. The bit clock at the CLKOUT has to be used by the μ C to time the bits which are transmitted, e.g. on interrupt basis.

The Encoder has to be enabled. If the bits shall not be encoded, select NRZ as generic Encoder scheme. See **Chapter 2.4.4 Data Encoder**.

Data Sheet 59 V 1.1, June 2012






Figure 21 Synchronous Transmission

Synchronous transmission is the recommended user mode. Encoding can be used, and this mode is preferred especially for GFSK. At the same time SW implementation is easier, because the delivery of the next data bit (over the SDIO line) is triggered by interrupt (mapped to CLKOUT line) and timing inaccuracies caused for example by interrupt reaction latency are compensated / neutralized by the synchronization.

If Synchronous Mode will be used, the following aspects have to be kept in mind:

- The data sampling is being done always on the falling edge of the internal baudrate clock
- The initialization of the internal baudrate clock at the SCLK edge is working properly (starting with '0') only if the prescaler is set to "division by 1"; in all other cases the baudrate clock begins with the opposite phase ('1') and therefore there is a half bit delay caused by data sampled on falling edge
- The initial phase of the CLKOUT is determined by the CLKOUT state and internal baudrate clock at SCLK edge (invert CLKOUT @ SCLK)
- If the prescaler is not set to "division by 1", the initial CLKOUT phase is additionally
 depending on the timing between the clock generated by the prescaler and SCLK
 edge (if prescaler clock generated @ SCLK edge, additional CLKOUT inversion is
 done)

This means that the minimum baudrate with prescaler ratio at "division by 1" at which the baudrate clock is generated properly is

BDR = f_x osc / 256 * 2 * 8 which yields for 13 MHz reference frequency~ 3,173 kB/s, where PRESCALE = 1, BDRDIV = 255 and AFTERSCALE = 8.

Therefore it is advisable to avoid lower datarates in this mode. A workaround is described in the Application Note AN_Programming_the_TDA5150_V2.0.pdf



2.4.11.3 Channel Hopping

TDA5150 offers the possibility for usage of up to 4 preconfigured RF channels, designated as frequency channel A, B, C, and D.

The preconfiguration assumes the proper programming of the following PLL registers:

- Multi-Modulus Integer Value registers A/B/C/D (0x09; 0x0D; 0x11; 0x15) and
- Fractional Division Ratio registers A/B/C/D (0x0A:0x0C; 0x0E:0x10; 0x12:0x14; 0x16:0x18.

Bit-fieled <E:F> in Transmit Command is used for frequency channel selection.

Thus it is possible to switch quickly between RF frequency channels, without time consuming reconfiguration, assuming that the channels intended for transmission have been preconfigured in advance.

Any frequency hop within the frequency band requires a new Transmit Command and up to 100 µs idle time for the PLL to perform the VCO Auto Calibration and to settle (i.e. to achieve phase locked state).

For hops to new frequencies less then1 MHz apart from the frequency on which the VCO Auto Calibration was performed, it is possible to skip the VCO Auto Calibration process and thus to reduce the PLL settling time to around 20 µs (instead of 100 µs). In this case it is allowed to start the transmission, triggered by the rising edge of signal on the SCK line, by waiting for only 20 µs after the Transmit Command have been completed.

The VCO Auto Calibration process can be skipped by setting the FHBLANK bit (0x1E.7) in SFR GFXOSC (0x1E) to 1.

Attention: There should be no more than 4 consecutive channel hops without VCO Auto Calibration during transmissions.

If bit B of the Transmit Command is set, the RF power amplifier will stay active, until the time-out condition is reached (i.e. for a duration of 65536 / f_{sys} corresponding to ~5 ms for a 13 MHz reference clock).



2.4.11.4 SFRs related to Channel Hopping

ADDR 0x	1E	GFXOSC—Gaussian Filter Configuration							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
FHBLANK	reserved	reserved	reserved	GFBYP	GFDIV	GFDIV	GFDIV		
w/0	w/1	w/1	w/1	w/1	w/0	w/0	w/0		
Bit 7	FHBLAN	(Frequency H	ncy Hopping VAC Disable				
FHBLANK		Frequency Ho	opping, enable	e/disable VCO	Auto Calibrat	ion for Chann	el Hopping		
		0: enable VCO Auto Calibration (default) 1: Skip VCO Auto Calibration for frequency hops <1 MHz							

2.5 Digital Control (SFR Registers)

2.5.1 SFR Register List

The SFRs (Special Function Registers) are used to configure TDA5150 and to read out certain information e.g. the transmitter status.

There are complete SFRs, as well as register bits in SFRs, called "Reserved". These SFRs and register bits used in the production process. The SFRs and bits have to be configured with their default value as shown in the **Chapter 2.5.2 SFR Detailed Descriptions**

Table 3 SFR Register List

Register Name	Register Description	Address
SPICHKSUM	SPI Checksum register	<u>0x00</u>
TXSTAT	Transmitter status register	<u>0x01</u>
TXCFG0	Transmitter configuration register 0	<u>0x04</u>
TXCFG1	Transmitter configuration register 1	<u>0x05</u>
CLKOUTCFG	Clock pre- and after-scaler	<u>0x06</u>
BDRDIV	BDRDIV divider	<u>0x07</u>
PRBS	PRBS start value	<u>0x08</u>
PLLINTA	PLL MM integer value Channel A	<u>0x09</u>
PLLFRACA0	PLL fractional division ratio Channel A (byte 0)	<u>0x0A</u>



PLLFRACA1	PLL fractional division ratio Channel A (byte 1)	<u>0x0B</u>
PLLFRACA2	PLL fractional division ratio Channel A (byte 2)	<u>0x0C</u>
PLLINTB	PLL MM integer value Channel B	<u>0x0D</u>
PLLFRACB0	PLL fractional division ratio Channel B (byte 0)	<u>0x0E</u>
PLLFRACB1	PLL fractional division ratio Channel B (byte 1)	<u>0x0F</u>
PLLFRACB2	PLL fractional division ratio Channel B (byte 2)	<u>0x10</u>
PLLINTC	PLL MM integer value Channel C	<u>0x11</u>
PLLFRACC0	PLL fractional division ratio Channel C (byte 0)	<u>0x12</u>
PLLFRACC1	PLL fractional division ratio Channel C (byte 1)	<u>0x13</u>
PLLFRACC2	PLL fractional division ratio Channel C (byte 2)	<u>0x14</u>
PLLINTD	PLL MM integer value Channel D	<u>0x15</u>
PLLFRACD0	PLL fractional division ratio Channel D (byte 0)	<u>0x16</u>
PLLFRACD1	PLL fractional division ratio Channel D (byte 1)	<u>0x17</u>
PLLFRACD2	PLL fractional division ratio Channel D (byte 2)	<u>0x18</u>
SLOPEDIV	ASK sloping clock divider low	<u>0x19</u>
POWCFG0	PA output power configuration register 0	<u>0x1A</u>
POWCFG1	PA output power configuration register 1	<u>0x1B</u>
FDEV	Frequency deviation	<u>0x1C</u>
GFDIV	Gaussian filter divider value	<u>0x1D</u>
GFXOSC	Gaussian filter configuration	<u>0x1E</u>
ANTTDCC	Antenna tuning and Duty Cycle configurations	<u>0x1F</u>
RES1	Reserved	<u>0x20</u>
VAC0	VAC configuration 0	<u>0x21</u>
VAC1	VAC configuration 1	<u>0x22</u>
VACERRTH	VCA error threshold	<u>0x23</u>
CPCFG	Charge pump configuration	<u>0x24</u>
PLLBW	PLL bandwidth configuration	<u>0x25</u>
RES2	Reserved	<u>0x26</u>
ENCCNT	Encoding start bit counter	<u>0x27</u>






Figure 22 Register Terminology

Register-bit command terminology

r	read register	\0	default to 0	\1	default to 1
w	write register	\0	default to 0	\1	default to 1
С	clear-after-write register	\0	default to 0 after clear	\1	default to 1 after clear

Important notice: It is mandatory to maintain the default values, as specified in the respective register tables for all

- reserved Special Function Registers (SFR)
- reserved bits
- · reserved bit fields



Table 4 Register Bit Map Configuration

Register	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Register	Auui	DIL /	DIL 0	DIL 3	DIL 4	DIL 3	DIL Z	DIL I	DIL U
SPICHKSUM	0x00	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM
TXSTAT	0x01	1	n.u.	LBD 2V1	LBD 2V4	VAC FAIL	BROUTERR	PARERR	PLLLDERR
TXCFG0	0x04	GO2STDBY	reserved	reserved	FSOFF	ISMB	ISMB	reserved	reserved
TXCFG1	0x05	GO2SLEEP	ASKFSK2	ASKFSK1	ASKSLOPE	INVERT	ENCMODE	ENCMODE	ENCMODE
CLKOUTCFG	0x06	CLKSRC	CLKSRC	AFTERSCALE	AFTERSCALE	PRESCALE	PRESCALE	PRESCALE	CLKOUTENA
BDRDIV	0x07	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV
PRBS	0x08	PRBS	PRBS	PRBS	PRBS	PRBS	PRBS	PRBS	PRBS
PLLINTA	0x09	n.u.	PLLINTA	PLLINTA	PLLINTA	PLLINTA	PLLINTA	PLLINTA	PLLINTA
PLLFRACA0	0x0A	PLLFRACA0	PLLFRACA0	PLLFRACA0	PLLFRACA0	PLLFRACA0	PLLFRACA0	PLLFRACA0	PLLFRACA0
PLLFRACA1	0x0B	PLLFRACA1	PLLFRACA1	PLLFRACA1	PLLFRACA1	PLLFRACA1	PLLFRACA1	PLLFRACA1	PLLFRACA1
PLLFRACA2	0x0C	n.u.	n.u.	reserved	PLLFRACA2	PLLFRACA2	PLLFRACA2	PLLFRACA2	PLLFRACA2
PLLINTB	0x0D	n.u.	PLLINTB	PLLINTB	PLLINTB	PLLINTB	PLLINTB	PLLINTB	PLLINTB
PLLFRACB0	0x0E	PLLFRACB0	PLLFRACB0	PLLFRACB0	PLLFRACB0	PLLFRACB0	PLLFRACB0	PLLFRACB0	PLLFRACB0
PLLFRACB1	0x0F	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1
PLLFRACB2	0x10	n.u.	n.u.	reserved	PLLFRACB2	PLLFRACB2	PLLFRACB2	PLLFRACB2	PLLFRACB2
PLLINTC	0x11	n.u.	PLLINTC	PLLINTC	PLLINTC	PLLINTC	PLLINTC	PLLINTC	PLLINTC
PLLFRACC0	0x12	PLLFRACC0	PLLFRACC0	PLLFRACC0	PLLFRACC0	PLLFRACC0	PLLFRACC0	PLLFRACC0	PLLFRACC0
PLLFRACC1	0x13	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1
PLLFRACC2	0x14	n.u.	n.u.	reserved	PLLFRACC2	PLLFRACC2	PLLFRACC2	PLLFRACC2	PLLFRACC2
PLLINTD	<u>0x15</u>	n.u.	PLLINTD	PLLINTD	PLLINTD	PLLINTD	PLLINTD	PLLINTD	PLLINTD
PLLFRACD0	0x16	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0
PLLFRACD1	0x17	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1
PLLFRACD2	0x18	n.u.	n.u.	reserved	PLLFRACD2	PLLFRACD2	PLLFRACD2	PLLFRACD2	PLLFRACD2
SLOPEDIV	0x19	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV
POWCFG0	0x1A	PA_PS2	PA_PS2	PA_PS2	PA_PS1	PA_PS1	PA_PS1	SLOPEDIV	SLOPEDIV
POWCFG1	0x1B	POUT2	POUT2	POUT2	POUT2	POUT1	POUT1	POUT1	POUT1
FDEV	0x1C	FDEVSCALE	FDEVSCALE	FDEVSCALE	FDEV	FDEV	FDEV	FDEV	FDEV
GFDIV	0x1D	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV
GFXOSC	0x1E	FHBLANK	reserved	reserved	reserved	GFBYP	GFDIV	GFDIV	GFDIV
ANTTDCC	0x1F	DCCVBYP	DCCDISABLE	DCCCONF	DCCCONF	TUNETOP	TUNETOP	TUNETOP	TUNETOP
RES1	0x20	n.u.	reserved	reserved	reserved	reserved	reserved	reserved	reserved
VAC0	0x21	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR
VAC1	0x22	n.u.	VAC_NXOSC	VAC_NXOSC	VAC_NXOSC	VAC_NXOSC	VAC_NXOSC	VAC_NXOSC	VAC_CTR
RES2	0x23	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
CPCFG	0x24	n.u.	reserved	reserved	reserved	CPTRIM	CPTRIM	CPTRIM	CPTRIM
PLLBW	0x25	reserved	PLLBWTRIM	PLLBWTRIM	PLLBWTRIM	reserved	reserved	reserved	reserved
RES3	0x26	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
ENCCNT	0x27	ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT	ENCCNT



2.5.2 SFR Detailed Descriptions

ADDR 0x00 SF		SPICHKSUM—SPI Checksum Register							
Dit 7									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM	SPICHKSUM		
c/0	c/0	c/0	c/0	c/0	c/0	c/0	c/0		
							•		
Bit <7:0>	SPICHKS	UM		SPI checksum bit <7:0>					
SPICHKS	UM		I clear the SPI y each write to						

ADDR 0x	01	TXSTAT-	-Transmit	ter Status	Register				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1	n.u.	LBD_2V1	LBD_2V4	VAC_FAIL BROUTERR PARERR PLLLDER					
/	1	r/0	r/0	c/0	c/1	c/0	c/0		
Bit 7 1 Mandatory to keep set (1)									
Bit 5	LBD_2V1			battery low of	detected at 2.1	V			
Bit 4	LBD_2V4			battery low detected at 2.4 V					
Bit 3	reserved			Don't care					
Bit 2	BROUTE	RR		Brown out d	etector error				
Bit 1	PARERR			Parity error					
Bit 0	PLLLDER			PLL lock det	PLL lock detector error				
LBD_2V1		Battery volta	ge drop below	2.1 V detecte	ed if 1 NOTE: I	oit invalid in st	andby mode.		
LBD_2V4		Battery volta	ge drop belov	ow 2.4 V detected if 1 NOTE: bit invalid in standby mode					
BROUTE	RR	Brownout en	or detected if	1					
PARERR Parity error detected if 1									
PLLLDER	RR	PLL lock erro	or detected if	1					



ADDR 0x	04	TXCFG0-	-Transmi	tter Confi	guration R	egister 0			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
GO2STDBY	reserved	reserved	FSOFF	ISMB ISMB reserved reserved					
cw/0	w/0	w/0	w/0	w/0	w/1	w/1	w/0		
Bit 7 GO2STDBY Go to StandBy									
Bit 6	reserved			Reserved, s	set 0				
Bit 5	reserved			Reserved, set to 0					
Bit 4	FSOFF			Fail-Safe m	echanism turn	ed off			
Bit <3:2>	ISMB			RF frequen	cy band bit <1:	0>			
Bit 1	reserved			Reserved, set to 1					
Bit 0	reserved			Reserved, set to 0					
	1		l	1					
GO2STD	3Y	Put the chip is written	in STDBY mo	de (look at th	ne detailed stat	e diagram), cl	eared after 1		
FSOFF		Fail-Safe mechanism							
		0 : on		1:off					
ISMB		ISM band se	lection (2-bits	;)					
		00 : MHz 300-320	01 : MHz 433-450	10 : MHz 863-870	11 : MHz 902-928				

Important notice: It is mandatory to maintain the default values, as specified in the respective register tables for all

- reserved Special Function Registers (SFR)
- · reserved bits
- reserved bit fields



ADDR 0x	05	TXCFG1-	–Transmit	tter Config	juration Re	egister 1			
	1	1	1	1	1	1	1		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
GO2SLEEP	ASKFSK2	ASKFSK1	ASKSLOPE	INVERT	ENCMODE	ENCMODE	ENCMODE		
cw/0	w/0	w/1	w/0	w/0	w/1	w/0	w/1		
Bit 7	GO2SLEEP Go to Sleep								
Bit <6:5>	ASKFSK2	2:1		[ASK / FSK	setting 2] and	[ASK / FSK se	etting 1]		
Bit 4	ASKSLOF	PE		ASK sloping	enable				
Bit 3	INVERT			Data inversi	on				
Bit <2:0>	ENCMOD	Σ		Encoding me	ode bit <2:0>				
GO2SLEI	ĒΡ	Set the chip 1 is written	into SLEEP m	node (look at t	he detailed sta	ate diagram),	cleared after		
ASKFSK2	2:1		modulation sw modulation sw						
		0: ASK			1: FSK				
ASKSLO	PE	ASK sloping	enable						
		0: disable			1: enable				
INVERT		Encoded dat	ta inversion er	nable					
		0: data not in	nverted		1: data inver	ted			
ENCMOD	E	Encoding mo	ode, code sele	ection (3 bits)					
		000: Manchester	010: Biphase Space	100: Miller (Delay)	110: Scrambling (PRBS)				
		001: Differential Manchester	011 : Biphase Mark	101 : NRZ	111: not used (data =0)				



ADDR 0x	06	CLKOUT	CFG - Cloc	k Pre- and	d Post-sca	ler	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKSRC	CLKSRC	AFTERSCALE	AFTERSCALE	PRESCALE	PRESCALE	PRESCALE	CLKOUTENA
w/0	w/0	w/0	w/0	w/1	w/0	w/0	w/1
Bit <7:6>	CLKSRC			Clock source	selection bit	<1:0>	
Bit <5:4>	AFTERSO	CALE		Post scaler s	selection bit <	1:0>	
Bit <3:1>	PRESCA	LE		Pre scaler se	election bit <2	:0>	
Bit 0	CLKOUTI	ENA		Enable clock	output		
CLKSRC		Clock output	selection (2-b	oits)			
		00: prescaler clock	01: BDRDIV counter clock	10: inverted BDRDIV counter clock	11: afterscaler clock		
AFTERSO	CALE	Post-scaler of	clock divider s	election (2 bits	3)	•	
		00: divide by 1	01: divide by 2	10: divide by 4	11: divide by 8		
PRESCA	LE	Pre-scaler cl	ock divider se	lection (3-bits))		
		000: divide by 1	001 : divide by 2	010 : divide by 4	011 : divide by 8		
		100 : divide by 16	101 : divide by 32	110 : divide by 64	111 : divide by 128		
CLKOUTI	ENA	Clock output	enable				
		stead of clock able signal cau (OUT		1: enabled			
			automatically at the rising ed				when the SDI



ADDR 0x	07	BDRDIV-	/—Bit-rate Divider						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV	BDRDIV		
w/1	w/0	w/0	w/0 w/0 w/0 w/0 w/0 w/0						
Bit <7:0>	BDRDIV		BDRDIV divider bit <7:0>						
	I.		I.	I.					
BRDRDIV	1			and the post-so			alue (8 bits),		
		Range:		from 0x00 : B	DRDIV = 0	to 0xFF : BDI	RDIV = 255		
		Formula to calculate the bitrate:							
	$bitrate = \frac{f_{XOSC}}{PRESCALE \times (BDRDIV + 1) \times 2 \times AFTERSCALE}$								

ADDR 0x08 PRBS-			-PRBS Start Value						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PRBS	PRBS	PRBS	PRBS	PRBS	PRBS	PRBS	PRBS		
w/1	w/0	w/1	w/0	w/1	w/0	w/1	w/1		
Bit <7:0>	PRBS			PRBS start v	alue bit <7:0	>			
PRBS start value (8 bits), the PRBS generator uses this as a starting value after each transmission beginning									



ADDR 0x	09	PLLINTA	PLLINTA—PLL MM Integer Value Channel A							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
n.u.	PLLINTA	PLLINTA	PLLINTA	PLLINTA	PLLINTA	PLLINTA	PLLINTA			
1	w/1	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <6:0>	PLLINTA			Integer divis	ion ratio bit <6	:0>				
PLLINTA Multi-modulus divider integer offset value (7 bits) for Channel A										

ADDR 0x0A PLLFRACA0—PLL Fractional Divi Channel A (byte 0)						Ratio		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PLLFRACA0	PLLFRACA0	PLLFRACA0	LLFRACAO PLLFRACAO PLLFRACAO PLLFRACAO					
w/0	w/0	w/0	w/0 w/0 w/0 w/0 w					
Bit <7:0>	PLLFRAC	CA0		Fractional di	vision ratio bit	<7:0>		
PLLFRACA0 Synthesizer channel frequency value (21 bits, bits < 7:0 >), fractional division ratio for Channel A								

ADDR 0x	0B		PLLFRACA1—PLL Fractional Division Ratio Channel A (byte 1)							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PLLFRACA1	PLLFRACA1	PLLFRACA1	PLLFRACA1 PLLFRACA1 PLLFRACA1 PLFRACA1 PL							
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <7:0>	PLLFRAC	A1		Fractional di	vision ratio bit	<15:8>				
PLLFRACA1 Synthesizer channel frequency value (21 bits, bits < 15:8 >), fractional division ratio for Channel A							nal division			



			LLFRACA2—PLL Fractional Division Ratio hannel A (byte 2)						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
n.u.	n.u.	reserved	PLLFRACA2	PLLFRACA2	PLLFRACA2	PLLFRACA2	PLLFRACA2		
1	1	w/0	w/1	w/0	w/0	w/0	w/0		
Bit 5	reserved			Set to 0. Use bit unchange	ers are advise ed.	d to leave the	state of this		
Bit <4:0>	PLLFRAC	A2		Fractional di	vision ratio bit	<20:16>			
	II.			1					
PLLFRAC	CA2	Synthesizer ratio for Cha	channel frequ	ency value (2	1 bits, bits < 2	0:16 >), fraction	onal division		

ADDR 0x	0D	PLLINTB	PLLINTB—PLL MM Integer Value Channel B							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
n.u.	PLLINTB	PLLINTB	PLLINTB	PLLINTB	PLLINTB	PLLINTB	PLLINTB			
1	w/1	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <6:0>	PLLINTB			Integer divis	ion ratio bit <6	3:0>				
PLLINTB Multi-modulus divider integer offset value (7 bits) for Channel B										

			PLLFRACB0—PLL Fractional Division Ratio Channel B (byte 0)							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PLLFRACB0	PLLFRACB0	PLLFRACB0	LLFRACBO PLLFRACBO PLLFRACBO PLLFRACBO PLLF							
w/0	w/0	w/0	w/0 w/0 w/0 w/0 w/0 w/0							
Bit <7:0>	PLLFRAC	B0		Fractional di	vision ratio bit	<7:0>				
PLLFRACB0 Synthesizer channel frequency value (21 bits, bits < 7:0 >), fractional division ration for Channel B							division ratio			



			LLFRACB1—PLL Fractional Division Ratio Channel B (byte 1)						
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1	PLLFRACB1		
w/0	w/0	w/0	w/0 w/0 w/0 w/0 w/0						
				1		1			
Bit <7:0>	PLLFRAC	B1		Fractional di	vision ratio bit	<15:8>			
PLLFRACB1 Synthesizer channel frequency value (21 bits, bits < 15:8 >), fractional division ratio for Channel B						nal division			

			PLLFRACB2—PLL Fractional Division Ratio Channel B (byte 2)						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
n.u.	n.u.	reserved	PLLFRACB2	PLLFRACB2	PLLFRACB2	PLLFRACB2	PLLFRACB2		
1	1	w/0	w/0 w/1 w/0 w/0 w/0 w/0						
				1					
Bit 5	reserved			Set to 0. Use bit unchange	ers are advise	d to leave the	state of this		
Bit <4:0>	PLLFRAC	B2		Fractional di	vision ratio bit	<20:16>			
PLLFRAC	PLLFRACB2 Synthesizer channel frequency value (21 bits, bits < 20:16 >), fractional division ratio for Channel B						onal division		

ADDR 0x	11	PLLINTC—PLL MM Integer Value Channel C							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
n.u.	PLLINTC	PLLINTC	PLLINTC	PLLINTC	PLLINTC	PLLINTC	PLLINTC		
1	w/1	w/0	w/0	w/0	w/0	w/0	w/0		
Bit <6:0>	PLLINTC			Integer divisi	on ratio bit <6	:0>			
PLLINTC Multi-modulus divider integer offset value (7 bits) for Channel C									



ADDR 0x	12	PLLFRAG (byte 0)	CC0—PLL	Fractiona	l Division	Ratio Cha	nnel C	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PLLFRACC0	PLLFRACC0	PLLFRACC0	PLLFRACC0	0 PLLFRACCO PLLFRACCO PLLFRACCO PLLFRA				
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0	
	1		1	1	1			
Bit <7:0>	PLLFRAC	CO	0 Fractional division ratio bit <7:0>					
	1		1	1				
PLLFRAC	CC0	Synthesizer for Channel		ency value (21	bits, bits < 7:0	0 >), fractional	division ratio	
ADDR 0x	12	DITEDA	C1_DLI	Fractiona	l Division	Patio Cha	nnol C	
ADDIT 0X	.13	(byte 1)	JOI—FEL	Tactiona	DIVISION	itatio Cila	illiei C	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	PLLFRACC1	
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0	
	•		•	•	•			
Bit <7:0>	PLLFRAC	C1		Factional div	vision ratio bit	<15:8>		
	1		1	1				
PLLFRAC	RACC1 Synthesizer channel frequency value (21 bits, bits < 15:8 >), fractional div					nal division		



		PLLFRACC2—PLL Fractional Division Ratio Channel C (byte 2)						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
n.u.	n.u.	reserved	PLLFRACC2	PLLFRACC2	PLLFRACC2	PLLFRACC2	PLLFRACC2	
1	1	w/0	w/1	w/0	w/0	w/0	w/0	
Bit 5	reserved			Set to 0. Use bit unchange	ers are advise ed.	d to leave the	state of this	
Bit <4:0>	PLLFRAC	C2		Factional div	rision ratio bit	<20:16>		
	II.		1	1				
PLLFRACC2 Synthesizer channel frequency value (21 bits, bits < 20:16 >), fractional or ratio for Channel C					onal division			

ADDR 0x	15	PLLINTD	PLLINTD—PLL MM Integer Value Channel D							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
n.u.	PLLINTD	PLLINTD	PLLINTD	PLLINTD	PLLINTD	PLLINTD	PLLINTD			
1	w/1	w/0	w/0	w/0	w/0	w/0	w/0			
Bit <6:0>	PLLINTD			Integer divis	ion ratio bit <6	:0>				
				•						
PLLINTD Multi-modulus divider integer offset value (7 bits) for Channel D										

		PLLFRAC (byte 0)	PLLFRACD0—PLL Fractional Division Ratio Channel D (byte 0)							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0	PLLFRACD0			
w/0	w/0	w/0 w/0 w/0 w/0 w/0								
Bit <7:0>	PLLFRAC	D0		Fractional di	vision ratio bit	<7:0>				
PLLFRACD0 Synthesizer channel frequency value (21 bits, bits < 7:0 >), fractional division rational for Channel D						division ratio				



ADDR 0x	17	PLLFRAG (byte 1)	CD1—PLL	Fractiona	l Division	Ratio Cha	nnel D	
	I	T		T	I	T	ı	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	PLLFRACD1	
w/0	w/0	w/0	w/0 w/0 w/0 w/0 w/0					
Bit <7:0>	PLLFRAC	D1	Fractional division ratio bit <15:8>					
PLLFRAC	CD1	Synthesizer	channel frequ	ency value (2	1 bits, bits < 1	5:8 >), fraction	nal division	
		ratio for Cha	nnel D					
ADDR 0x	18	PLLFRAG (byte 2)	CD2—PLL	Fractiona	l Division	Ratio Cha	nnel D	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
n.u.	n.u.	reserved	PLLFRACD2	PLLFRACD2	PLLFRACD2	PLLFRACD2	PLLFRACD2	
1	1	w/0	w/1	w/0	w/0	w/0	w/0	
Bit 5	reserved			Set to 0. Use bit unchange	ers are advise	d to leave the	state of this	
Bit <4:0>	PLLFRAC	D2		Fractional division ratio bit <20:16>				
PLLFRAC	CD2 Synthesizer channel frequency value (21 bits, bits < 20:16 >), fractional di ratio for Channel D					onal division		



ADDR 0x	19	SLOPED	SLOPEDIV—ASK Sloping Clock Divider							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV	SLOPEDIV SLOPEDIV SLOPEDIV SLOPEDIV						
w/1	w/0	w/0	w/0 w/0 w/0 w/0 w/0							
Bit <7:0>	SLOPEDI	V		ASK sloping	clock divider	bit <7:0>				
SLOPEDI	SLOPEDIV ASK sloping clock division ratio (10 bits, bits < 7:0 >), defines the slope of the ASK signal shaping using PA power stage switching									
	Range: from 0x000 : to 0x3FF : SLOPEDIV = 1 SLOPEDIV = 1024					= 1024				

ADDR 0x	1A	POWCFG	0—PA Ou	tput Powe	r Configu	ration Reg	ister 0	
D:4 7	Dit C	D# E	Dit 4	D:+ 2	D# 0	Dit 4	D:t 0	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PA_PS2	PA_PS2	PA_PS2	PA_PS1	PA_PS1	PA_PS1	SLOPEDIV	SLOPEDIV	
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0	
Bit <7:5>	PA_PS2	PS2 PA output blocks setting 2 bit <2:0>						
Bit <4:2>	PA_PS1	1 PA output blocks setting 1 bit <2:0>						
Bit <1:0>	SLOPEDI	V		ASK sloping	clock divider	bit <9:8>		
PA_PS2		Individual co	ntrol of the 3	PA blocks, set	ting 2 (3-bits)	i.		
		0: disabled	1: enabled	Bit(0) ==> PA block 0	Bit(1) ==> PA block 1	Bit(2) ==> PA block 2		
PA_PS1		Individual co	ntrol of the 3	PA blocks, set	ting 1(3-bits)			
	0: disabled 1: enabled Bit(0) ==> Bit(1) ==> Bit(2) ==> PA block 0 PA block 1 PA block 2							
SLOPEDI	V			ratio (10 bits, PA power sta		lefines the fred	quency of the	
		Range:		from 0x000 : SLOPEDIV =	= 1	to 0x3FF : SLOPEDIV :	= 1024	



ADDR 0x	1B	POWCFO	S1—PA Οι	itput Powe	er Configu	ration Reg	ister 1	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
POUT2	POUT2	POUT2	POUT2 POUT2 POUT1 POUT1 POUT1 PO					
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0	
	ı.		'				'	
Bit <7:4>	POUT2	JT2 Output power setting 2 bit <3:0>						
Bit <3:0>	POUT1			Output power	er setting 1 bit	<3:0>		
				*				
POUT2		PA output po	ower setting 2	(4 bits), defin	es the number	of enabled P	A stages	
		Range:	Range: from 0x0 : POUT2 = 0 to 0xB : POUT2 = 11 > 0xB : POUT2 = 11					
POUT1		PA output power setting 1 (4 bits), defines the number of enabled PA stages						
		Range:		from 0x0 : POUT1 = 0 to 0xB : POUT1 = 11 > 0xB : POUT1 = 11				



ADDR 0x	1C	FDEV—F	FDEV—Frequency Deviation							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
FDEVSCALE	FDEVSCALE	FDEVSCALE	FDEV	FDEV FDEV FDEV FDEV						
w/1	w/1	w/0	w/1	w/1	w/1	w/1	w/1			
Bit <7:5>	FDEVSC	ALE		Frequency d	eviation scalir	ng bit <2:0>				
Bit <4:0>	FDEV			Frequency d	eviation bit <4	k:0>				
	1		!	Į.						
FDEVSCA	ALE	Scaling of the	e frequency d	eviation (3 bits	5)					
		000 : divide by 64	001 : divide by 32	010 : divide by 16	011: divide by 8					
		100: divide by 4	101: divide by 2	110: divide by 1	111: multiply by2					
						value = $\frac{2^{I}}{}$	FDEVSCALE 64			
FDEV Frequency deviation value (5 bits), defines the multiplication value for the out data from the Gaussian filter (0-31)										



ADDR 0x1D GFDIV—Gaussian Filter Divider Value								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	GFDIV	
w/0	w/0	w/0	w/0	w/1	w/0	w/0	w/0	
Bit <7:0>	GFDIV			Gaussian fil	ter divider bit	<7:0>		
GFDIV Gaussian filter clock divider value (11 bits, bits < 7:0 >), defines the sampling ratio of the Gaussian filter; typically this value is set such that the GF divider NGF is 16 x chip-rate (for ideal Gaussian filtering) $GFDIV = \frac{f_{XOSC}}{chiprate \times NGF} - 1$								

Note: it is recommended to program the **GFDIV** register in such way, that the GF divider **NgF** is 16 times the chip-rate. This allows optimum Gaussian filtering.



ADDR 0x	1E	GFXOSC	—Gaussia	an Filter Co	onfiguratio	on			
	1	1	1	+		+	+		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
FHBLANK	reserved	reserved	reserved reserved GFBYP GFDIV GFDIV GFD						
w/0	w/1	w/1	w/1	w/1	w/0	w/0	w/0		
Bit 7	FHBLAN	<		Frequency H	Hopping VAC	Disable			
Bit <6:4>	reserved		Reserved, set all bits to 1						
Bit 3	GFBYP		Gaussian filter bypass						
Bit <2:0>	GFDIV		Gaussian filter divider bits <10:8>						
FHBLANK		Frequency Ho	opping, enabl	e/disable VCC	Auto Calibra	tion for Chann	nel Hopping		
		0: enable V0 (default)	CO Auto Calib	libration 1: Skip VCO Auto Calibration for frequency hops <1MHz					
GFBYP		Gaussian filt	er bypass:	0: GF enable	ed	1: GF bypas	ssed		
GFDIV			sampling rat	ter clock divide tio of the Gaus divider is 16 x aussian filtering	ssian filter, typ chiprate	ically this valu			



ADDR 0x	1F	ANTTDC Configura		na Tuning	and Duty	Cycle		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
reserved	DCC DISABLE	DCCCONF	DCCCONF	TUNETOP TUNETOP TUNETOP TUNET				
w/0	w/0	w/1	w/0	w/0	w/0	w/0	w/0	
				•				
Bit 7	reserved			Reserved, se	et to 0			
Bit 6	DCCDISA	ABLE	BLE Duty cycle control disable					
Bit <5:4>	DCCCON	F Duty cycle control delay configuration					t <1:0>	
Bit 3:0	TUNETO	Р		Antenna tun	ing top (PAOL	JT pin) bit <3:0)>	
DCCDISA	BLE	Duty cycle c	ontrol disable	(must be 0 for	r ISMB=0)			
		0 enabled		1 disabled (delay = 0ps)				
DCCCON	F	Duty cycle co	ontrol delay co	onfiguration (IS	SMB = 1/2/3, fo	or ISMB = 0 =>	delay = 0 ps)	
	00: 43% (69/ 35/ 33 (; ps) 9			10: 35% (346/ 173/ 164 ps)	11: 31% (484/ 242/ 230 ps)			
TUNETO	Р	Antenna tun	ing top capaci	tor selection (4-bits):		•	
Individual sv capacitor ba				0: 1: switched off switched or		1: switched on		
		Bit(0) ==> 60 fF	Bit(1) ==> 120 fF	Bit(2) ==> 240 fF	Bit(3) ==> 480 fF			

ADDR 0x20 RES1—I			Reserved				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
n.u.	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1	w/1	w/0	w/0	w/1	w/1	w/0	w/0
Bit <7:0>	rese	rved		Reserved, se	t bits <6,3,2>	to 1 and bits <	5, 4, 1, 0> to 0
	1		1	-1			



•

ADDR 0x	21	VAC0—V	AC Config	guration 0			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR	VAC_CTR
w/1	w/1	w/0	w/0	w/1	w/0	w/0	w/0
Bit <7:0>	VAC_CTF	र		VAC frequer	ncy counter va	lue bit <7:0>	
VAC_CTR VCO autocalibration FAST counter (~100 MHz) compare value (9 bits, bits< 7:0							

ADDR 0x	22	VAC1—V	AC Config	guration 1				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
n.u.	reserved	reserved	reserved	reserved	reserved	reserved	VAC_CTR	
1	w/1	w/0	w/0	w/0	w/0	w/0	w/0	
					1			
Bit 7	n.u.			Not used				
Bit <6:1>	reserved			Reserved, se	et bit 6 to 1, bi	ts <5:1> to 0		
Bit 0	VAC_CTF	AC_CTR VAC frequency counter value bit 8						
VAC_CTF	VAC_CTR VCO autocalibration FAST counter (~100 MHz) compare value (9 bits, bit 8)							

.

ADDR 0x	23	RES2					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
w/0	w/0	w/0	w/0	w/0	w/0	w/0	w/0
Bit <7:0>	reserved			Reserved, s	et to 0		



ADDR 0x	24	CPCFG-	—Charge Pump Configurations						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
n.u.	reserved	reserved	reserved	CPTRIM CPTRIM CPTRIM					
1	w/0	w/1	w/0	w/0	w/1	w/0	w/0		
Bit <6:4>	reserved			Reserved					
Bit <3:0>	CPTRIM			Charge pum	p current trim	ming bit <3:0>			
	•		*	*					
CPTRIM	Charge pump current trimming (4-bits):								
		Range:	from $0x0$: to $0xF$. step: current = 2.5 μA current = 40 μA 2.5 μA						

Note: CPTRIM bits must be set correlated with PLLBW bits, otherwise loop instability may occur

ADDR 0x	25	PLLBW-	– PLL Ban	- PLL Bandwidth Configuration						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
reserved	PLLBW TRIM	PLLBW TRIM	PLLBW TRIM	reserved	reserved	reserved	reserved			
w/1	w/1	w/0	w/1	w/1	w/0	w/0	w/0			
			-	-1		1				
Bit 7	reserved			reserved						
Bit <6:4>	PLLBWTF	RIM		Trim bandwi	dth of the PLL	loop filter bit	<2:0>			
Bit <3:0>	reserved			reserved						
PLLBWTF	RIM	Trim bandw	idth of the PLI	L loop filter (3 l	bits):					
		Range:	ge: from 0x1 : to 0x7 : BW = 410 kHz BW = 150 kHz				Typical step: ~43 kHz			

Note: PLLBW must be set together with CPTRIM according to following table:

PLLBWTRIM [kHz]	150	175	230	270	335	375	410
CPTRIM [µA]	5	7.5	12.5	17.5	25	32.5	40



.

ADDR 0x26 RES3—R						
Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
reserved	reserved	reserved	reserved	reserved	reserved	reserved
w/1	w/0	w/0	w/0	w/0	w/0	w/0
rese	rved		Reserved, s	et bits <7:6> t	o 1, and bits <	5:0> to 0
	Bit 6 reserved w/1	Bit 6 Bit 5 reserved	Bit 6 Bit 5 Bit 4 reserved reserved reserved w/1 w/0 w/0	Bit 6 Bit 5 Bit 4 Bit 3 reserved reserved reserved reserved w/1 w/0 w/0 w/0	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 reserved reserved reserved reserved reserved w/1 w/0 w/0 w/0 w/0	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 reserved reserved reserved reserved reserved reserved w/1 w/0 w/0 w/0 w/0 w/0

.

ADDR 0x	27	ENCCNT	Γ - Encoding start bit counter						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ENCCNT	ENCCNT	ENCCNT	ENCONT ENCONT ENCONT ENCONT ENC						
w/0	w/0	w/0	w/0	w/0	w/0				
Bit <7:0>	ENCCNT			Encoding sta	art bit counter	bit <7:0>			
ENCCNT	Sets the number of bits on start of a telegram which shall be sent unencoded or unscrambled before encoder/scrambler is switched on. This feature is used e.g. to be able to send unscrambled synchronization patterns first.								

3 Applications

In this chapter 3 application examples are listed. The first one is a basic version, demonstrating in terms of simplicity the advantages of transmitter systems built around the TDA5150. The second and third examples are the more elaborate Evaluation Board versions (V2 and V1.1) allowing a higher degree of flexibility and freedom in setup and configuration, if used as evaluation or reference system by customers.

3.1 Simple application schematics example




Figure 23 Simple application example with reduced Bill of Materials list

3.2 Infineon Evaluation Board V2




Figure 24 Infineon Evaluation Board V2 schematics



The schematics of a more elaborate solution, the **TDA5150 Evaluation Board V2** is shown in **Figure 24**.

The board can be steered by the System Interface Board (TDA5150 SIB V1.2) just in the same way as the TDA5150 Evaluation Board V1.1, with the control signals and voltage supply lines applied over connector X8, or by an uW-Link Motherboard, which is a general propose interface device, used in conjunction with Infineon Technologies AG products. The control and supply lines are applied in this case over the connectors designated as SV1 and SV2.

An on-board serial EEPROM device (IC2) is used for module recognition and parameter storage.

All of the control and supply lines are routed to **X7**, a 100mil pitch standard connector. The user may dock on this connector for signal visualization, bus traffic monitoring or for taking control of an external system, built around a TDA5150 transmitter and using the **uW-Link Motherboard** or **TDA5150 SIB V1.2** interface the as a Host.

This is a really practical solution in early development state of customer projects, as the hardware platform may be developed and the transmitter part tested, under control of software provided by Infineon Technologies AG while the firmware for the final application Host is still in development.

Total current consumption of the transmitter may be monitored by replacing the jumper **JP2** with a milliampermeter. The current drained by the RF power amplifier stage can be measured in a similar manner, if jumper **JP3** is replaced with a milliampermeter.

Infineon Technologies AG delivers a software tool designated TESEUS, which may be used in conjunction with TDA5150 systems for initialization, transmission parameter setup (frequency, modulation mode, transmission speed, encoding etc) and generation of data frames. The specific settings may be stored, retrieved and exported in several formats (C-header or Special Function Register list as text-file) and are displayed in a user-friendly Graphical User Interface (GUI) module.

For details about TESEUS tool please refer to Chapter 1.5.7.

The complete documentation of the **TDA5150 Evaluation Board V2** including schematics and layout (as .pdf file), eBOM (spreadsheet) and Gerber files of the printed circuit board can be downloaded, free of charge from the following link http://www.infineon.com/TDA5150.

Note: the layout of components and tracks included in reference oscillator block and RF matching network is practically the same on the two Evaluation Board versions (V2 and V1.1). At the same time the nominal value of the components included in the mentioned blocks is the same. Therefore minimum deviation is expected between the performance figures of the two mentioned boards and both may be regarded as equivalents in terms of RF performance.






Figure 25 Component placement on Infineon Evaluation Board V2, top side. At bottom left corner the contour of the uW-Link Motherboard is drawn.






Figure 26 Infineon Evaluation Board V2, top side assembly






Figure 27 Infineon Evaluation Board V2, top side metal






Figure 28 Infineon Evaluation Board V2, bottom side metal



Table 5 Bill of Materials, Infineon Evaluation Board V2

Position	ID	Value	Package	Tol. [%]	Туре	Manufacturer	Notes
1	C1	see Table 6	0603	Table 6		Johanson Technology	
2	C2	see Table 6	0603	Table 6		Johanson Technology	
3	C3	see Table 6	0603	Table 6		Johanson Technology	
4	C4	100 pF	0603	20		Johanson Technology	
5	C5	100 nF	0603	20			
6	C6	8.2 pF	0603	see crys	tal manufactu	rer specifications for load	capacitor value
7	C7	100 nF	0603	20			
8	C8	100 nF	0603	20			
9	C9	10 uF	0603	20			not placed
10	C10			notch filte	r, value deper	nds on harmonics order	not placed
11	C11	100 pF	0603	20			not placed
12	D1	BAS 40-06	SOT 23	Low/High	band switch	Infineon Technologies	not placed
13	IC1	TDA5150	10 pin TSSOP		Tx-chip	Infineon Technologies	
14	IC2	25AA04A	6 pin SOT23		SPI 4Kbit EEPROM	Microchip Ltd	
15	JP1	jumper	100 mil				
16	JP2	jumper	100 mil				
17	JP3	jumper	100 mil				
18	L1	see Table 6	0603	Table 6	0603CS	Coilcraft	
19	L2	see Table 6	0603	Table 6	0603CS	Coilcraft	
20	L3		0603			nds on harmonics order	not placed
21	Q1	13.000 MHz	TSS-5032	10 ppm ¹⁾	EXS00A- CS01623 ²⁾	NDK model ID NX5032SD for 13 MHz	1) recommended value 2)NDK specification nmb
22	R1		0603			not placed, used only fo	r system tests
23	R2	560 Ohm	0603	10			not placed
24	R3	0 R	0603				
25	R4		0603				not placed
26	R5	0 R	0603				
27	R6		0603				not placed
28	R7	0 R	0603				
29	SV 1	connector	100 mil		12 pin	connection to uW-Link N	Notherboard
30	SV 2	connector	100 mil		12 pin	connection to uW-Link N	Notherboard
31	X1	connector			SMA		RF port
32	X2	connector			SMA	not placed, used only fo	
33	Х3	connector	100 mil		2 pins		External supply
34	X6	connector	100 mil		6 pins		GND for probes
35	X7	connector	100 mil		8 pins		Test points
36	X8	connector			2x20 pin		SIB connector

Note: RF output power and frequency band dependent component values are listed in **Table 6**.



Table 6 Frequency and RF output power dependent component values, Infineon Evaluation Board V2

Frequency band and RF output power	C ₁	C ₂	C ₃	L ₁	L ₂	Note
315 MHz band						
315_5_dBm	2.7 pF	100 pF	15 pF	72 nH	100 nH	Board version orderable over ISAR
315_8_dBm	2.7 pF	100 pF	10 pF	72 nH	100 nH	
315_10_dBm	2.7 pF	100 pF	5.6 pF	72 nH	100 nH	
		•	•		•	
434 MHz band						
434_5_dBm	1.5 pF	33 pF	12 pF	51 nH	51 nH	Board version orderable over ISAR
434_8_dBm	1.5 pF	33 pF	6.8 pF	51 nH	51 nH	
434_10_dBm	1.5 pF	33 pF	4.7 pF	51 nH	51 nH	Board version orderable over ISAR
868 MHz band						
868_5_dBm						
868_8_dBm						
868_10_dBm	2.2 pF	68 pF	5.6 pF	10 nH	9.5 nH	Board version orderable over ISAR
915 MHz band						
915_5_dBm						
915_8_dBm						
915_10_dBm	1.5 pF	68 pF	4.7 pF	9.5 nH	8.7 nH	Board version orderable over ISAR
Tolerance	<u>+</u> 0.1 pF	2%	2% or <u>+</u> 0.1 pF	2%	2%	

Attention: for the capacitors listed in Table 6 the COG type is recommended.

Avoid the usage of XR7 type for those components, as the tolerances and value of thermal coefficient may be rather high.

3.3 Infineon Evaluation board V1.1




Figure 29 Schematics of Infineon Evaluation board V1.1






Figure 30 Component placement on Infineon Evaluation Board V1.1, top side)






Figure 31 Infineon Evaluation Board V1.1, copper layer on top side






Figure 32 Infineon Evaluation Board V1.1, top side solder mask






Figure 33 Infineon Evaluation Board V1.1, copper layer on bottom side






Figure 34 Infineon Evaluation Board V1.1, bottom side solder mask






Figure 35 Infineon Evaluation Board V1.1 drill map and tool list

- dia 1.0mm
- dia 3.2mm



Table 7 Bill of Materials, Infineon Evaluation Board V1.1

I able 1		Dill Ol Wid	iteriais, ii	IIIII COII L	- vaiuatioii	Doard VI.I	
Position	ID	Value	Package	Tol. [%]	Туре	Manufacturer	Notes
1	C1	see Table 8	0603	Table 8		Johanson Technology	
2	C2	see Table 8	0603	Table 8		Johanson Technology	
3	C3	see Table 8	0603	Table 8		Johanson Technology	
4	C4	100 pF	0603	20		Johanson Technology	
5	C5	100 nF	0603	20			
6	C6	8.2 pF	0603	see c	rystal manufa	cturer specifications for le	oad capacitor
7	C7	100 nF	0603	20			
8	C8	100 nF	0603	20			
9	C9	10 uF	0603	20			not placed
10	C10		0603	notch filte	r, value deper	nds on harmonics order	not placed
11	IC1	TDA5150	10 pin TSSOP		Tx-chip	Infineon Technologies	
12	JP1	jumper	100 mil				
13	JP2	jumper	100 mil				Test Bridge for TDA5150 current
14	JP3	jumper	100 mil				Test Bridge for RF PA current
15	L1	see Table 8	0603	Table 8	0603CS	Coilcraft	
16	L2	see Table 8	0603	Table 8	0603CS	Coilcraft	
17	L3		0603	notch filte	r, value deper	nds on harmonics order	not placed
18	Q1	13.000 MHz (only for	TSS-5032	10 ppm ¹⁾	EXS00A- CS01623 ²⁾	NDK model ID NX5032SD for 13 MHz	1) recommended value
		system test, not distribution version			EXS00A-	NX5032SA for	2) NDK specification nmb
		13.560 MHz)			CS0264 ²⁾	13.56 MHz	
19	R1		0603				not placed, only for system test
20	R4		0603				not placed
21	X1	connector			SMA		RF port
22	X2	connector			SMA		not placed, only for system test
23	Х3	connector	100 mil		2 pins		External supply
24	X6	connector	100 mil		6 pins		GND for probes
25	X7	connector	100 mil		8 pins		Test points
26	X8	connector			2x20 pin		SIB connector

Note: RF output power and frequency band dependent component values are listed in **Table 8**.



Table 8 Frequency and RF output power dependent component values, Infineon Evaluation Board V1.1

Frequency band and RF output power	C ₁	C ₂	C ₃	L ₁	L ₂	Note
315 MHz band						
315_5_dBm	2.7 pF	100 pF	15 pF	72 nH	100 nH	Board version orderable over ISAR
315_8_dBm	2.7 pF	100 pF	10 pF	72 nH	100 nH	
315_10_dBm	2.7 pF	100 pF	5.6 pF	72 nH	100 nH	
		•				
434 MHz band						
434_5_dBm	1.5 pF	33 pF	12 pF	51 nH	51 nH	Board version orderable over ISAR
434_8_dBm	1.5 pF	33 pF	6.8 pF	51 nH	51 nH	
434_10_dBm	1.5 pF	33 pF	4.7 pF	51 nH	51 nH	Board version orderable over ISAR
	*	*	,		*	
868 MHz band						
868_5_dBm						
868_8_dBm						
868_10_dBm	2.2 pF	68 pF	5.6 pF	10 nH	9.5 nH	Board version orderable over ISAR
			•			
915 MHz band						
915_5_dBm						
915_8_dBm						
915_10_dBm	1.5 pF	68 pF	4.7 pF	9.5 nH	8.7 nH	Board version orderable over ISAR
Tolerance	<u>+</u> 0.1 pF	2%	2% or <u>+</u> 0.1 pF	2%	2%	

Attention: for the capacitors listed in Table 8 the COG type is recommended.

Avoid the usage of XR7 type for those components, as the tolerances and value of thermal coefficient may be rather high.

Note: the layout of components and tracks included in reference oscillator block and RF matching network is practically the same on the two Evaluation Board versions (V2 and V1.1). At the same time the nominal value of the components included in the mentioned blocks is the same. Therefore minimum deviation is expected between the performance figures of the two mentioned boards and both may be regarded as equivalents in terms of RF performance.



4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Attention: Stresses above the maximum values listed below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding even one single of the values may cause irreversible damage to the integrated circuit.

Table 9 Absolute Maximum Ratings

	Parameter	Symbol		Values	6	Unit	Note/
			min.		max.		Test Condition
A1	Supply voltage	V _{BAT}	-0.3	-	+4	V	
A2	Junction	T _j	-40		+125	°C	
	Temperature		-40	-	+150		1) Max. 24 hrs. by T _{max} accumulated over lifetime 2)V _{BAT} =3.6 V
A3	Storage Temperature	T _s	-50	-	+150	°C	Max 1000 hours by Tmax or Tmin
A4	Transient Temperature	T _{tran}		-	+175	°C	Max 180 sec, 10 x Tcycles over lifetime.
A5	ESD HBM integrity (all pins except pin 6, RF-PA output)	V_{HBM}	-4	-	+4	kV	Acc. to JEDEC EIA /JESD22- A114-B
A6	ESD HBM integrity (pin 6)	V_{HBMRF}	-4	-	+4	kV	Acc. to JEDEC EIA /JESD22- A114-B
A7	ESD SDM integrity	V _{SDM}	-500	-	+500	V	All pins except corner pins
			-750	-	+750	V	All corner pins
A8	Latch up	I _{LU}	100	-		mA	AEC-Q100 (transient current)
A9	Maximum Input Voltage @ digital input pins	V _{in}	-0.3	_	V _{BAT} + 0.3	V	



	Parameter	Symbol		Values	;	Unit	Note/ Test Condition	
			min.		max.			
A10	Maximum Current into digital input and output pins	I _{IOmax}		-	4	mA	Note 1	
A11	Maximum Input Voltage @ XTAL pin (pin 2)	V _{In,XTAL}	-0.3		V _{REG} + 0.3		Note 2	

Attention: It is not allowed to apply higher voltages than specified by A9, even if the current is limited to values below threshold listed in line A10. The voltage limiting effect of the internal ESD structures shall not be used as "level shifter" by interconnection(s) to digital logic with higher output voltage!

Note: V_{REG} is the output voltage of the internal voltage regulator, accessible on pin 4, (designated as VREG).

4.2 Operating Range

Table 10 Supply Voltage Operating Range and Temperature Operating Range

	Parameter	Symbol		Values	;	Unit	Note/
			min.	typ	max.		Test Condition
B1	Supply Voltage	V_{BAT}	1.9	-	3.6	V	[-40+85] °C
B2	Operating Temperature	T _{amb}	-40	-	+85	°C	



4.2.1 AC/DC Characteristics

Supply voltage V_{BAT} = 1.9 V ... 3.6 V; Ambient temperature T_{amb} =[-40...+85] °C, unless otherwise specified. Maximum 10 pF capacitive load at CLKOUT (pin 8).

Clock frequency on CLKOUT (pin 8) is $f_{CLKOUT} = f_{XTAL} / 16$ (as specified by after reset state).

Attention: Test Status denotes that the parameter is not subject to production test. It was verified by design and/or characterization.

Table 11 AC/DC Characteristics

	Parameter	Symbol	Limit Values		Unit	Test Status	Test Conditions Remarks	
			min	typ	max			
C1	Transmit Frequency Bands	f_{TX}	300 433 863		320 450 928	MHz MHz MHz		
C2	Modulation Types		ASK ((OOK);	FSK(0	CPFSK);	GF:	SK
C3	Encoding Modes							ester, Miller, scrambled NRZ
C4	Chip Rate		0.5		100	kchip/s		See Chapter 2.4.4 for chip rate definition
C5	Carrier Frequency Step	f _{step}			7	Hz	•	f _{crystal} / 2exp(21)
C6	Frequency Deviation	f _{dev}	1		64	kHz		See Chapter 2.4.7 for frequency shift programming and calculations
C7	Crystal Frequency Range	f _{XTAL}	12		14	MHz	•	Total max. capacity (incl. parasitics) between XTAL and GND pins max. 4 pF
C8	Crystal Osc	R _{START} 1)	-500			Ohm	1)f _{crystal} = 13.56 MH	
	Margin	L _{osc}	3.85	5.5	7.15	μH		T _{amb} = 25 °C



	Parameter	Symbol	Lir	Limit Values		Unit	Test Status	Test Conditions Remarks
			min	typ	max			
C9	XTAL Startup Time	t _{XTAL}			1	ms		with crystal NDK NX5032SA on TDA5150 Evaluation Board
C10	CLKOUT Output Frequency	f _{CLKOUT}			14	MHz		For divider ratio calculations see Chapter 2.4.5.1
C11	Voltage Regulator Output Voltage	V_{REG}		2.11)		V		100 nF decoupling on VREG pin. No external DC load allowed 1)V _{BAT} = $3V@27^{\circ}C$ 2)V _{BAT} ≥ 2.2 V for effective regulator operation
C12	Supply Current Sleep Mode	I _{sleep}		0.41)	2.5 ²⁾	μΑ		1)by T = 27 °C 2)by Tmax = 85 °C
C13	Supply Current Standby Mode	I _{standby}		0.5 ¹⁾	6 ²⁾	μΑ		1)by T = 27 °C 2)by Tmax = 85 °C
C14	Low-Battery	$V_{LBD_2.1}$	2.0	-	2.2	V		monitored @V _{BAT}
	Detector Threshold	V _{LBD_2.4}	2.3	-	2.5	V		
C15	Brownout Detector	V_{BOD}	1.7	-	1.8	V		in Active Mode monitored @V _{REG}
	Voltage Threshold	V _{BOD}	0.7	-	1.7	V		in Standby Mode monitored @V _{REG} and @V _{BAT}
C16	Supply Current PLL is ON PA is OFF @315/434 MHz	I _{pllenable}		6.3	8	mA		V _{BAT} =3 V



	Parameter	Symbol	Lin	Limit Values		Unit	Test Status	Test Conditions Remarks	
			min	typ	max				
C17	Supply Current PLL is ON PA is OFF @868/915 MHz	I _{pllenable}		6.6	8.5	mA		V _{BAT} =3 V	
C18	Supply Current	I _{T5dbm}		9	12	mA	1)	1)@ $P_{out} = +5/8/10$	
	Transmit Mode @315/434 MHz	I _{T8dbm}		11	14	mA	2)	dBm measured with 50 Ohms load	
	@010/404 WII12	I _{T10dbm}		13	16	mA		2)V _{BAT} =3 V	
C19	Supply Current	I _{T5dbm}		11	14	mA	1)	1)@P _{out} = + 5/8/10	
	Transmit Mode @868/915 MHz	I _{T8dbm}		13	16	mA	2)	dBm measured with 50 Ohms load	
	@000/913 WI12	I _{T10dbm}		16	19	mA		2) V _{BAT} = 3V	
C20	Power Level	P _{var5dbm}					1)	Referenced to	
	Tolerance vs.	P _{var8dbm}	-1.5		+1.5	dB	1)	V _{BAT} = 3V @27°C (not including	
	nominal value	P _{var10dbm}					1)	matching network	
		P _{var5dbm}			. 0	-ID	2)	comp. tolerance)	
		P _{var8dbm}	-2		+2	dB	2)	1)315 & 434 MHz	
		P _{var10dbm}					2)	band 2)868 & 915 MHz band	
C21	Power Level	P _{var5dbm}	-1.5		+1.5	dB		T _{amb} =[-40+85] °C	
	Variation vs. temperature	P _{var8dbm}	-1.5		+1.5	dB		V _{BAT} = 3 Volt RF P _o measured on	
		P _{var10dbm}	-1.5		+1.5	dB		Evaluation Board	
C22	Power Level	P _{var5dbm}		5.5	7	dB		V _{BAT} =[1.93.6] V	
	Variation vs. battery voltage	P _{var8dbm}		5.5	7	dB		RF P _o measured on IFX Evaluation	
		P _{var10dbm}		5.5	7	dB		Boards	
C23	Power Level Step Size	P _{delta step}	1	2	3	dB		maximum 10 steps	



	Parameter	Symbol	Lin	Limit Values		Unit	Test Status	Test Conditions Remarks
			min	typ	max			
C24	PLL bandwidth		1501)		4101)	kHz		1) the PLL bandwidth is programable.SFR CPTRIM (0x24.3:0) controls the chargepump current and SFR PLLBW TRIM_(0x25.6:4) fis the selector for loop filter damping resistor value 150 kHz is the smallest and 410 kHz the largest nominal PLL BW. See Table2 for PLL recommended settings
C25	Band Switching Time	t _{bandswitch}			100	us		jump between band end frequencies [f _{min} f _{max}]
C26	Channel Switching Time	t _{chswitch}		20		us		1 MHz hop away from adj. channel
C27	SSB Phase Noise @			-86	-80	dBc/Hz		@ 10 kHz offset, +27 °C
	315/434 MHz PLLBW = 150 kHz			-86	-80	dBc/Hz		@ 100 kHz offset, +27 °C
	KΠZ			-105	-100	dBc/Hz		@ 1 MHz offset, +27 °C
				-135	120	dBc/Hz		@ 10 MHz offset, +27°C



	Parameter	Symbol	Limit Values		Unit	Test Status	Test Conditions Remarks	
			min	typ	max			
C28	SSB Phase Noise @			-80	-75	dBc/Hz		@ 10 kHz offset, +27 °C
	868/915MHz PLLBW = 150 kHz			-80	-75	dBc/Hz		@ 100 kHz offset, +27 °C
	KIIZ			-105	-100	dBc/Hz		@ 1 MHz offset, +27 °C
				-135	-120	dBc/Hz		@ 10 MHz offset, +27 °C
			'	1	'	1	ı	'



4.3 SPI Characteristics

Attention: Test Status
denotes that the parameter is not subject to production test. It was verified by design and/or characterization.

Table 12 SPI Timing Characteristics

	Parameter	Symbol	Values			Unit		Note/
			min	typ	max	Test Status	Test Status	Test Condition
D1	Clock Frequency	f _c			2	MHz		
D2	Clock High Time	t _{CH}	150			ns		
D3	Clock Low Time	t _{CL}	150			ns		
D4	Active SetUp Time	t _{SSu}	20			ns		
D5	Not Active Hold Time	t _{EN}	20			ns		
D6	Active Hold Time	t _{SHo}	20			ns	•	
D7	Not Active SetUp Time	t _{NEN}	20			ns		
D8	Deselect Time	t _{DS}	150			ns		
D9	Input Data SetUp Time	t _{IDSu}	50			ns		
D10	Input Data Hold Time	t _{IDHo}	50			ns	-	
D11	Clock to Output Data Valid @ 20pF Load	t _{CODV}			150	ns		
D12	Output Data Rise Time @ 20pF Load	t _{ODri}			25	ns		
D13	Output Data Fall Time @ 20pF Load	t _{ODfa}			25	ns		



	Parameter	Symbol	Valu		;	Unit		Note/
			min	typ	max		Test Status	Test Condition
D14	Input Data Tristate Setup Time	t _{IDZSu}	0			ns		
D15	Output Data Disable Time	t _{NODZ}			150	ns		



Table 13 SPI Electrical Characteristics

	Parameter	Symbol	Values			Unit		Note/
			min	typ	max		Test Status	Test Condition
E1	Input Low Voltage	V _{IL}	-0.2	-	0.4	V		Pins EN, SCK, SDIO
E2	Input High Voltage	V _{IH}	V _{BAT} - 0.4	-	V _{BAT} + 0.2	V		Pins EN, SCK, SDIO
E3	Output Low Voltage	V _{OH}			0.5	V		Pins SDIO, CLKOUT
E4	Output High Voltage	V _{OH}	V _{BAT} - 0.5			V		Pins SDIO, CLKOUT
E5	SPIO pin drive capability	V _{OH}	750			Ohm	•	current source V _{BAT} @3.6 V and +85 °C T _{amb}
E6	SPIO pin drive capability	V _{OL}	500			Ohm	•	current sink V _{BAT} @3.6 V and +85 °C T _{amb}
E7	Parasitic capacitance	C _{pad}			5	pF		
E8	Internal Pull- down Resistor	R _{down}	175	250	360	kOhm		



Package Outline

5 Package Outline




Figure 36 Green Package TSSOP-10 outline




Figure 37 Footprint TSSOP-10 package

You can find all of our packages, types of packing and other information on the Infineon Internet Page "Products": http://www.infineon.com/products

SMD = Surface Mounted Device

www.infineon.com

Published by Infineon Technologies AG

单击下面可查看定价,库存,交付和生命周期等信息

- >>Infineon Technologies(英飞凌)
- >>点击查看相关商品