

INN150LA070A

1. General description

GaN-on-Silicon enhancement mode high-electron-mobility-transistor (HEMT) in Flip chip LGA (FCLGA) with 3.2 mm x 2.2 mm package size.

2. Features

- GaN-on-Silicon E-mode HEMT technology
- Very low gate charge
- Ultra-low on resistance
- Very small package size
- Zero reverse recovery charge

3. Applications

- Synchronous rectification
- Class-D audio
- High frequency DC-DC converter
- Communication base station
- Motor driver

4. Key performance parameters

Table 1 Key performance parameters at $T_j = 25\text{ }^\circ\text{C}$

Parameter	Value	Unit
$V_{DS,max}$	150	V
$R_{DS(on),max}$ @ $V_{GS} = 5\text{ V}$	7	m Ω
$Q_{G,typ}$ @ $V_{DS} = 85\text{ V}$	7.6	nC
$I_{DS,Pulse}$	120	A
$Q_{OSS}@ V_{DS} = 85\text{ V}$	46.8	nC

5. Pin information

Table 2 Pin information

PIN	Pin Description	Pin Function
1	Source	Power Source
2	Drain	Power Drain
3	Gate	Driver Gate

Table 3 Ordering information

Type/Ordering Code	Package	Product Code
INN150LA070A	LGA 3.2x2.2	M01




Table of contents

1. General description	1
2. Features	1
3. Applications.....	1
4. Key performance parameters.....	1
5. Pin information	1
6. Maximum ratings.....	3
7. Thermal characteristics.....	4
8. Electric characteristics.....	5
9. Electric characteristics diagrams.....	7
10. Package outlines.....	12
11. Reel information.....	13
12. Revision history	14

6. Maximum ratings

at $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact Innoscence sales office.

Table 4 Maximum ratings

SYMBOL	PARAMETER	MAX	UNIT
V_{DS}	Drain-to-Source Voltage (Continuous)	150	V
I_D	Continuous current	28	A
	Pulsed ($25\text{ }^\circ\text{C}$, $T_{Pulse} = 300\text{ }\mu\text{s}$)	120	A
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	V
T_J	Operating Temperature	-40 to 150	$^\circ\text{C}$
T_{STG}	Storage Temperature	-40 to 150	$^\circ\text{C}$

Confidential
For Internal Use Only

7. Thermal characteristics

Table 5 Thermal characteristics

SYMBOL	PARAMETER	TYP	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction to Case	26	$^{\circ}C/W$
$R_{\theta JB}$	Thermal Resistance, Junction to Board	4.4	$^{\circ}C/W$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ¹	57	$^{\circ}C/W$

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.

Confidential
For Internal Use Only

8. Electric characteristics

at $T_j = 25\text{ }^\circ\text{C}$, unless specified otherwise

Table 6 Static characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
BV_{DSS}	Drain-to-Source Voltage	150	-	-	V	$V_{GS} = 0\text{ V}$, $I_D = 150\text{ }\mu\text{A}$
I_{DSS}	Drain Source Leakage	-	8	45	μA	$V_{GS} = 0\text{ V}$, $V_{DS} = 120\text{ V}$
I_{GSS}	Gate-to-Source Forward Leakage	-	1	32	μA	$V_{GS} = 5\text{ V}$
	Gate-to-Source Reverse Leakage	-	8	45	μA	$V_{GS} = -4\text{ V}$
$V_{GS(TH)}$	Gate Threshold Voltage	0.8	1.1	2.1	V	$V_{DS} = V_{GS}$, $I_D = 5\text{ mA}$
$R_{DS(on)}$	Drain-Source On-state Resistance	-	5.6	7	$\text{m}\Omega$	$V_{GS} = 5\text{ V}$, $I_D = 10\text{ A}$
V_{SD}	Source-Drain Forward Voltage	-	1.4	-	V	$I_S = 0.5\text{ A}$, $V_{GS} = 0\text{ V}$

Confidential
For Internal Use Only

Table 7 Dynamic characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
C _{iss}	Input Capacitance	-	863	-	pF	V _{GS} = 0 V, V _{DS} = 85 V
C _{oss}	Output Capacitance	-	357	-		V _{GS} = 0 V, V _{DS} = 85 V
C _{rss}	Reverse Transfer Capacitance	-	3.5	-		V _{GS} = 0 V, V _{DS} = 85 V
C _{oss(er)}	Energy Related C _{oss}	-	443	-		V _{GS} = 0 V, V _{DS} = 0 V to 85 V
C _{oss(tr)}	Time Related C _{oss}	-	553	-		V _{GS} = 0 V, V _{DS} = 0 V to 85 V
R _G	Gate resistance	-	2.5	-	Ω	
Q _G	Total Gate Charge	-	7.6	-	nC	V _{GS} = 5 V, V _{DS} = 85 V, I _D = 10 A
Q _{GS}	Gate to Source Charge	-	1.7	-		V _{DS} = 0 V to 85 V, I _D = 10 A
Q _{GD}	Gate to Drain Charge	-	1.35	-		V _{DS} = 0 V to 85 V, I _D = 10 A
Q _{G(TH)}	Gate Charge at Threshold	-	1.3	-		V _{DS} = 0 V to 85 V, I _D = 10 A
Q _{oss}	Output Charge	-	46.8	-		V _{GS} = 0 V, V _{DS} = 0 V to 85 V

Confidential
For Internal Use Only

9. Electric characteristics diagrams

at $T_J = 25\text{ }^\circ\text{C}$, unless specified otherwise







Fig. 5 Normalized On-State Resistance vs. Temp.




Normalized $R_{DS(on)} = f(T_J)$; $I_D = 10$ A

Fig. 6 Typical Transfer Characteristics




$I_D = f(V_{GS}, T_J)$; $V_{DS} = 3$ V

Fig. 7 Typ. Reverse Drain-Source Characteristics




$I_D = f(V_{DS}, V_{GS})$; $T_J = 25$ °C

Fig. 8 Typ. Reverse Drain-Source Characteristics




$I_D = f(V_{DS}, V_{GS})$; $T_J = 25$ °C

Fig. 9 Typ. Reverse Drain-Source Characteristics




$I_D = f(V_{DS}, V_{GS}); T_J = 125\text{ }^\circ\text{C}$

Fig. 10 Typ. Reverse Drain-Source Characteristics




$I_D = f(V_{DS}, V_{GS}); T_J = 125\text{ }^\circ\text{C}$

Fig. 11 Typ. Capacitances Characteristics




$C_{XSS} = f(V_{DS}); T_J = 25\text{ }^\circ\text{C}$

Fig. 12 Typ. Gate Charge




$V_{GS} = f(Q_G); V_{DS} = 85\text{ V}; I_D = 10\text{ A}$

Fig. 13 Normalized Threshold Voltage vs. Temp.




Normalized $V_{TH} = f(T_j)$; $V_{GS} = V_{DS}$; $I_D = 5 \text{ mA}$

Fig. 14 Output Charge




$Q_{oss} = f(V_{DS})$

Fig. 15 Output Capacitance Stored Energy




$E_{oss} = f(V_{DS})$

Fig. 16 Power Dissipation




$P_{tot} = f(T_B)$

Fig. 17 Safe Operating Area



$I_D = f(V_{DS}); T_B = 25\text{ }^\circ\text{C}; \text{Single Pulse}$

Fig. 18 Max. Transient Thermal Impedance




$Z_{\theta JB} = f(t_p); \text{parameter: } D = t_p / T$

Confidential
For Internal Use Only

10. Package outlines

Package Reference




Marking Reference:



Marking Line 1 (INN)	Innoscience
Marking Line 2 (XXX)	Product code
Marking Line 3 (XXX)	Lot Code
Marking Line 4 (XXX)	
Marking Line 5 (YYWW)	Date code

11. Reel information



12. Revision history

Major changes since the last revision

Revision	Date	Description of changes
1	2022-05-05	1.0 version release

Confidential
For Internal
Use Only

Important Notice

The information provided in this document is intended as a guide only and shall not in any event be regarded as a guarantee of conditions, characteristics or performance. Innoscience does not assume any liability arising out of the application or use of any product described herein, including but not limited to any personal injury, death, or property or environmental damage. No licenses, patent rights, or any other intellectual property rights is granted or conveyed. Innoscience reserves the right to modify without notice. All rights reserved.

Confidential
For Internal
Use Only

单击下面可查看定价，库存，交付和生命周期等信息

[>>Innoscience](#)