# EP5358xUI 600mA PowerSoC



# Step-Down DC-DC Switching Converter with Integrated Inductor

#### **DESCRIPTION**

The EP5358xUI (x = L or H) is rated for up to 600mA of continuous output current. The EP5358xUI integrates MOSFET switches, control, compensation, and the magnetics in an advanced 2.5mm x 2.25mm micro-QFN Package.

Integrated magnetics enables a tiny solution footprint, low output ripple, low part-count, and high reliability, while maintaining high efficiency. The complete solution can be implemented in as little as 14mm<sup>2</sup>.

The EP5358xUI uses a 3-pin VID to easily select the output voltage setting. Output voltage settings are available in 2 optimized ranges providing coverage for typical  $V_{\text{OUT}}$  settings.

The VID pins can be changed on the fly for fast dynamic voltage scaling. EP5358LUI further has the option to use an external voltage divider.

The EP5358xUI is a perfect solution for noise sensitive and space constrained applications that require high efficiency.

#### **FEATURES**

- Integrated Inductor Technology
- -40°C to +85°C Ambient Temperature Range
- 2.5mm x 2.25mm x 1.1mm uQFN Package
- Total Solution Footprint 14mm2
- Low VOUT Ripple for RF Compatibility
- High Efficiency, Up to 93%
- Up to 600mA Continuous Output Current
- 5 MHz Switching Frequency
- 3 pin VID for Glitch Free Voltage Scaling
- VOUT Range 0.6V to VIN 0.25V
- Short Circuit and Over Current Protection
- UVLO and Thermal Protection
- IC Level Reliability in a PowerSOC Solution

#### **APPLICATIONS**

- Wireless and RF Applications
- Wireless Broad Band Data Cards
- Small Form Factor Optical Modules
- Low Noise FPGA IO and Transceivers
- Advanced Low Power Processors, DSP, IO, Memory, Video, Multimedia Engines




Figure 1: Simplified Applications Circuit




Figure 2: Highest Efficiency in Smallest Solution Size

### ORDERING INFORMATION

Part Number	Package Markings	T <sub>J</sub> Rating	Package Description
EP5358LUI	AKXX	-40 to +125	16-pin (2.5mm x 2.25mm x 1.1mm) uQFN
EP5358HUI	ANXX	-40 to +125	16-pin (2.5mm x 2.25mm x 1.1mm) uQFN
EVB-EP5358xUI		QFN Evaluation E	Board

Packing and Marking Information: www.altera.com/support/reliability/packing/rel-packing-and-marking.html

### **PIN FUNCTIONS**




Figure 3: EP5358LUI Pin Out Diagram (Top View)

Figure 4. EP5358HUI Pin Out Diagram (Top View)

NOTE A: NC pins are not to be electrically connected to each other or to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage.

**NOTE B**: White 'dot' on top left is pin 1 indicator on top of the device package.

# **PIN DESCRIPTIONS**

PIN	NAME	TYPE	FUNCTION
1, 15, 16	NC(SW)	Analog	NO CONNECT – These pins are internally connected to the common switching node of the internal MOSFETs. NC (SW) pins are not to be electrically connected to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage to the device.
2,3	PGND	Ground	Power ground. Connect these pins together and to the ground electrode of the Input and output filter capacitors.
4	VFB/NC	Analog	EP5358LUI: Feedback pin for external divider option. EP5358HUI: No Connect
5	VSENSE	Ground	Sense pin for preset output voltages. Refer to application section for proper configuration.
6	AGND	Analog	Analog ground. This is the quiet ground for the internal control circuitry, and the ground return for external feedback voltage divider.
7, 8	VOUT	Power	Regulated Output Voltage. Refer to application section for proper layout and decoupling.
9, 10,			Output voltage select. VS2 = pin 9, VS1 = pin 10, VS0 = pin 11.
11	VS0	Analog	EP5358LUI: Selects one of seven preset output voltages or an external resistor divider.
			EP5358HUI: Selects one of eight preset output voltages.
			(Refer to section on output voltage select for more details.) Do not float.
12	ENABLE	Analog	Output Enable. Enable = logic high; Disable = logic low
13	AVIN	Power	Input power supply for the controller circuitry.
14	PVIN	Power	Input Voltage for the MOSFET switches.

### **ABSOLUTE MAXIMUM RATINGS**

CAUTION: Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may impair device life. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### **Absolute Maximum Pin Ratings**

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Supply Voltage	VIN	-0.3	6.0	٧
Voltages on: ENABLE, VSENSE, VSO – VS2		-0.3	VIN+ 0.3	V
Voltages on: VFB (EP5358LUI)		-0.3	2.7	V

# **Absolute Maximum Thermal Ratings**

PARAMETER	CONDITION	MIN	MAX	UNITS
Maximum Operating Junction Temperature	$T_{J-ABS}$		+150	°C
Storage Temperature Range	$T_{STG}$	-65	+150	°C
Reflow Peak Body Temperature	(10 Sec) MSL3 JEDEC J-STD-020A		+260	°C

# **Absolute Maximum ESD Ratings**

PARAMETER	CONDITION	MIN	MAX	UNITS
HBM (Human Body Model)		±2000		V
CDM (Charged Device Model)		±500		V

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	VIN	2.4	5.5	V
Operating Ambient Temperature	ТА	-40	+85	°C
Operating Junction Temperature	TJ	-40	+125	°C

### THERMAL CHARACTERISTICS

PARAMETER	SYMBOL	TYPICAL	UNITS
Thermal Shutdown	T <sub>SD</sub>	155	°C
Thermal Shutdown Hysteresis	T <sub>SDHYS</sub>	25	°C
Thermal Resistance: Junction to Ambient (0 LFM) (1)	$\theta_{JA}$	85	°C/W

<sup>(1)</sup> Based on a four layer copper board and proper thermal design per JEDEC EIJ/JESD51 standards.

# **ELECTRICAL CHARACTERISTICS**

NOTE:  $V_{IN}$ =3.6V, Minimum and Maximum values are over operating ambient temperature range unless otherwise noted. Typical values are at  $T_A$  = 25°C.


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Input Voltage Range	V <sub>IN</sub>		2.4		5.5	V
Under Voltage Lock-out – VIN Rising	$V_{UVLO_{R}}$		1.915	2.0	2.195	V
Under Voltage Lock-out – VIN Falling	$V_{UVLO_{F}}$		1.815	1.9	2.095	V
Drop Out Resistance	R <sub>DO</sub>	Input to Output Resistance in 100% duty cycle operation.		350	500	mΩ
Output Voltage Range	V <sub>оит</sub>	EP5358LUI (VDO = ILOAD X RDO) EP5358HUI	0.6 1.8		VIN-VDO 3.3	V
Dynamic Voltage Slew Rate (VID Change)	$V_{\sf SLEW}$	EP5358LUI EP5358HUI		4 8		V/ms
VID Preset VOUT Initial Accuracy	Δνουτ	TA = 25°C, VIN = 3.6V; ILOAD = 100mA; 0.8V ≤ VOUT ≤ 3.3V	-2		+2	%
Line Regulation	$\Delta V_OUT\_LINE$	2.4V ≤ VIN ≤ 5.5V; ILOAD = 0A		0.03		%/V
Load Regulation	$\Delta V_{ extsf{OUT\_LOAD}}$	0A ≤ ILOAD ≤ 600mA; VIN = 3.6V		0.48		%/A
Temperature Variation	$\Delta V_{ ext{OUT\_TEMP}}$	-40°C ≤ TA ≤ +85°C		24		ppm/°
Output Current Range	I <sub>OUT</sub>		0		600	mA
Shut-down Current	I <sub>SD</sub>	Enable = Low		0.75		μΑ
OCP Threshold	I <sub>LIM</sub>	2.4V ≤ VIN ≤ 5.5V 0.6V ≤ VOUT ≤ 3.3V	1.25	1.4		А
Feedback Pin Voltage Initial Accuracy	$V_{FB}$	TA = 25°C, VIN = 3.6V; ILOAD = 100mA; 0.8V ≤ VOUT ≤ 3.3V	0.588	0.6	0.612	V


### Datasheet | Intel® Enpirion® Power Solutions: EP5358LUI/HUI


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Feedback Pin Input Current <sup>(2)</sup>	I <sub>FB</sub>			<100		nA
VS0-VS2, Pin Logic Low	V <sub>VSLO</sub>		0.0		0.3	V
VS0-VS2, Pin Logic High	V <sub>VSHI</sub>		1.4		VIN	V
VS0-VS2, Pin Input Current (2)	I <sub>VSX</sub>			<100		nA
Enable Pin Logic Low	V <sub>ENLO</sub>				0.3	V
Enable Pin Logic High	V <sub>ENHI</sub>		1.4			V
Enable Pin Current (2)	I <sub>ENABLE</sub>			<100		nA
Operating Frequency	Fosc			5		MHz
Caft Chart Clay Dad		EP5358LUI (VID MODE)	2.6	4	5.4	\//
Soft Start Slew Rate	$\Delta V_{SS}$	EP5358HUI (VID MODE)	5.2	8	10.8	V/ms
VOUT Rise Time	T <sub>RISE</sub>	EP5358LUI VFB MODE	146	225	304	μs


(2) Parameter guaranteed by design and characterization.


### **TYPICAL PERFORMANCE CURVES**



















# **TYPICAL PERFORMANCE CURVES (CONTINUED)**



















# **TYPICAL PERFORMANCE CURVES (CONTINUED)**

















# **TYPICAL PERFORMANCE CURVES (CONTINUED)**







### **TYPICAL PERFORMANCE CHARACTERISTICS**





03541

# **TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)**









# **FUNCTIONAL BLOCK DIAGRAM**




Figure 5: Functional Block Diagram

03541

#### **FUNCTIONAL DESCRIPTION**

#### **Functional Overview**

The EP5358xUI requires only 2 small MLCC capacitors for a complete DC-DC converter solution. The device integrates MOSFET switches, PWM controller, Gate-drive, compensation, and inductor into a tiny 2.5mm x 2.25mm x 1.1mm micro-QFN package. Advanced package design, along with the high level of integration, provides very low output ripple and noise. The EP5358xUI uses voltage mode control for high noise immunity and load matching to advanced  $\leq$ 90nm loads. A 3-pin VID allows the user to choose from one of 8 output voltage settings. The EP5358xUI comes with two VID output voltage ranges. The EP5358HUI provides Vout settings from 1.8V to 3.3V, the EP5358LUI provides VID settings from 0.8V to 1.5V, and also has an external resistor divider option to program output setting over the 0.6V to V<sub>IN</sub>-0.25V range. The EP5358xUI provides the industry's highest power density of any 600mA DC-DC converter solution.

The key enabler of this revolutionary integration is Altera's proprietary power MOSFET technology. The advanced MOSFET switches are implemented in deep-submicron CMOS to supply very low switching loss at high switching frequencies and to allow a high level of integration. The semiconductor process allows seemless integration of all switching, control, and compensation circuitry.

The proprietary magnetics design provides high-density/high-value magnetics in a very small footprint. Altera Enpirion magnetics are carefully matched to the control and compensation circuitry yielding an optimal solution with assured performance over the entire operating range.

Protection features include under-voltage lock-out (UVLO), over-current protection (OCP), short circuit protection, and thermal overload protection

# Integrated Inductor: Low-Noise Low-EMI

The EP5358xUI utilizes a proprietary low loss integrated inductor. The integration of the inductor greatly simplifies the power supply design process. The inherent shielding and compact construction of the integrated inductor reduces the conducted and radiated noise that can couple into the traces of the printed circuit board. Further, the package layout is optimized to reduce the electrical path length for the high di/dT input AC ripple currents that are a major source of radiated emissions from DC-DC converters. The integrated inductor provides the optimal solution to the complexity, output ripple, and noise that plague low power DC-DC converter design.

### **Control Matched to sub 90nm Loads**

The EP5358xUI utilizes an integrated type III compensation network. Voltage mode control is inherently impedance matched to the sub 90nm process technology that is used in today's advanced ICs. Voltage mode control also provides a high degree of noise immunity at light load currents so that low ripple and high accuracy are maintained over the entire load range. The very high switching frequency allows for a very wide control loop bandwidth and hence excellent transient performance.

#### **Soft Start**

nternal soft start circuits limit in-rush current when the device starts up from a power down condition or when the "ENABLE" pin is asserted "high". Digital control circuitry limits the  $V_{\text{OUT}}$  ramp rate to levels that are safe for the Power MOSFETS and the integrated inductor.

The EP5358HUI has a soft-start slew rate that is twice that of the EP5358LUI.

#### Datasheet | Intel® Enpirion® Power Solutions: EP5358LUI/HUI

When the EP5358LUI is configured in external resistor divider mode, the device has a fixed VOUT ramp time. Therefore, the ramp rate will vary with the output voltage setting. Output voltage ramp time is given in the Electrical Characteristics Table.

Excess bulk capacitance on the output of the device can cause an over-current condition at startup. Maximum allowable output capacitance depends on the device's minimum current limit, the output current at startup, the minimum soft-start time and the output voltage (all are listed in the Electrical Characteristics Table). The total maximum capacitance on the output rail is estimated by the equation below:

```
Cout MAX = (ILIMIT - IOUT) * tss / Vout
```

 $C_{OUT\_MAX}$  = maximum allowable output capacitance  $I_{LIMIT}$  = DC current limit with margin = 0.8A  $I_{OUT}$  = output current at startup  $V_{OUT}$  = output voltage  $t_{SS(VFB)}$  = min soft-start time = 0.146ms  $\leftarrow$  External feedback setting  $t_{SS(VID\_HUI)}$  =  $V_{OUT}$  [V] / 10.8 [V/ms]  $\leftarrow$  "H" VID setting  $t_{SS(VID\_LUI)}$  =  $V_{OUT}$  [V] / 5.4 [V/ms]  $\leftarrow$  "L" VID setting

The soft-start time in VID setting is different than External Feedback (VFB) setting, so be sure to use the correct value when calculating the maximum allowable output capacitance.

**NOTE:** Do not use excessive output capacitance since it may affect device stability. The EP5358xUI has high loop bandwidth and  $60\mu$ F is all that is needed for transient response optimization.

# **Over Current/Short Circuit Protection**

The current limit function is achieved by sensing the current flowing through a sense P-MOSFET which is compared to a reference current. When this level is exceeded the P-FET is turned off and the N-FET is turned on, pulling  $V_{\text{OUT}}$  low. This condition is maintained for approximately 0.5mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat.

#### Thermal Protection

The thermal shutdown circuit disables the device operation (switching stops) when the junction temperature exceeds 160°C. When the junction temperature drops by approximately 25°C, the converter will re-start with a normal soft-start. By preventing operation at excessive temperatures, the thermal shutdown circuit will protect the device from overstress.

# **Under Voltage Lockout**

During initial power up an under voltage lockout circuit will hold-off the switching circuitry until the input voltage reaches a sufficient level to insure proper operation. If the voltage drops below the UVLO threshold the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states.

Datasheet | Intel® Enpirion® Power Solutions: EP5358LUI/HUI

### **Enable**

The ENABLE pin provides a means to shut down the converter or enable normal operation. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter into normal operation.

**NOTE:** The ENABLE pin must not be left floating.

### Thermal Shutdown

When excessive power is dissipated in the chip, the junction temperature rises. Once the junction temperature exceeds the thermal shutdown temperature the thermal shutdown circuit turns off the converter output voltage thus allowing the device to cool. When the junction temperature decreases by 15°C, the device will go through the normal startup process.

#### APPLICATION INFORMATION




Figure 6. EP5358HUI Application Circuit

Figure 7. EP5358LUI Application Circuit

### **Output Voltage Programming**

The EP5358xUI utilizes a 3-pin VID to program the output voltage value. The VID is available in two sets of output VID programming ranges. The VID pins should be connected either to AVIN or to AGND to avoid noise coupling into the device.

The "Low" range is optimized for low voltage applications. It comes with preset VID settings ranging from 0.80V and 1.5V. This VID set also has an external divider option.

To specify this VID range, order part number EP5358LUI.

The "High" VID set provides output voltage settings ranging from 1.8V to 3.3V. This version does not have an external divider option. To specify this VID range, order part number EP5358HUI.

Internally, the output of the VID multiplexer sets the value for the voltage reference DAC, which in turn is connected to the non-inverting input of the error amplifier. This allows the use of a single feedback divider with constant loop gain and optimum compensation, independent of the output voltage selected.

**NOTE:** The VID pins must not be left floating.

# **EP5358L Low VID Range Programming**

The EP5358LUI is designed to provide a high degree of flexibility in powering applications that require low VOUT settings and dynamic voltage scaling (DVS). The device employs a 3-pin VID architecture that allows the user to choose one of seven (7) preset output voltage settings, or the user can select an external voltage divider option. The VID pin settings can be changed on the fly to implement glitch-free voltage scaling.

**Table 1: EP5358LUI VID Voltage Select Settings** 

VS2	VS1	VS0	VOUT
0	0	0	1.50V
0	0	1	1.45V
0	1	0	1.20V
0	1	1	1.15V
1	0	0	1.10V
1	0	1	1.05
1	1	0	0.80V
1	1	1	EXT

Table 1 shows the VS2-VS0 pin logic states for the EP5358LUI and the associated output voltage levels. A logic "1" indicates a connection to AVIN or to a "high" logic voltage level. A logic "0" indicates a connection to AGND or to a "low" logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate.

### **EP5358LUI External Voltage Divider**

The external divider option is chosen by connecting VID pins VS2-VS0 to VIN or a logic "1" or "high". The EP5358LUI uses a separate feedback pin, VFB, when using the external divider. VSENSE must be connected to VOUT as indicated in Figure 8.

The output voltage is selected by the following formula:

$$V_{OUT} = 0.6V \left(1 + \frac{Ra}{Rb}\right)$$

 $R_a$  must be chosen as  $237 K\Omega$  to maintain loop gain. Then  $R_b$  is given as:

$$R_b = \frac{142.2x10^3}{V_{OUT} - 0.6} \Omega$$

 $V_{OUT}$  can be programmed over the range of 0.6V to ( $V_{IN}$  – 0.25V).

**NOTE:** Dynamic Voltage Scaling is not allowed between internal preset voltages and external divider.




Figure 8. EP5358LUI Using External Divider

### **EP5358HUI High VID Range Programming**

The EP5358HUI  $V_{OUT}$  settings are optimized for higher nominal voltages such as those required to power IO, RF, or IC memory. The preset voltages range from 1.8V to 3.3V. There are eight (8) preset output voltage settings. The EP5358HUI does not have an external divider option. As with the EP5358LUI, the VID pin settings can be changed while the device is enabled.

Table 2 shows the VSO-VS2 pin logic states for the EP5358HUI and the associated output voltage levels. A logic "1" indicates a connection to AVIN or to a "high" logic voltage level. A logic "0" indicates a connection to AGND or to a "low" logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate. These pins must not be left floating.

Table 2: EP5358HUI VID Voltage Select Settings

VS2	VS1	VS0	VOUT
0	0	0	3.30V
0	0	1	3.00V
0	1	0	2.90V
0	1	1	2.60V
1	0	0	2.50V
1	0	1	2.20V
1	1	0	2.10V
1	1	1	1.80V

### **Custom VID Setting Adjustment**




Figure 9: EP5358xUI with RC inserted in VSENSE path to modify VID output voltages.

It is possible to adjust VOUT for a given VID setting by inserting a parallel RC combination in the VSENSE path as shown in figure 9. The capacitor value is 5.0pF to ensure stability. Note that the value of VOUT can only be increased from its nominal setting (VOUT<sub>NEW</sub>>VOUT<sub>OLD</sub>):

For EP5358LUI:

$$Rs_{L} = 711 * \left[ \frac{VOUT_{NEW}}{VOUT_{OLD}} - 1 \right] kOhms$$

For EP5358HUI:

$$Rs_{H} = 356 * \left[ \frac{VOUT_{NEW}}{VOUT_{OLD}} - 1 \right] kOhms$$

VOUT<sub>NEW</sub> is the desired "new" VOUT.

VOUT<sub>OLD</sub> is the VID table output voltage.

For a given Rs Value, the VOUT<sub>NEW</sub> for VID settings is determined by the following equations:

EP5358LUI:

$$VOUT_{NEW} = VOUT_{OLD} \left[ \left( \frac{Rs_L}{711} \right) + 1 \right] Volts$$

EP5358HUI:

$$VOUT_{NEW} = VOUT_{OLD} \left[ \left( \frac{Rs_H}{356} \right) + 1 \right] Volts$$

**NOTE:** The amount of adjustment is limited to approximately 15% of the nominal VID setting.

**NOTE:** Adjusting VOUT using this method will increase the tolerance of the output voltage. The larger the adjustment, the greater the increase in tolerance.

Datasheet | Intel® Enpirion® Power Solutions: EP5358LUI/HUI

### **Input Filter Capacitor**

The input capacitor requirement is a minimum of  $4.7\mu\text{F}$  0603 X7R MLCC. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and with temperature, and are not suitable for switch-mode DC-DC converter input filter applications.

### **Output Filter Capacitor**

The output filter capacitor requirement is a minimum of  $10\mu F$  0805 MLCC. Ripple performance can be improved by using  $2x10\mu F$  0603 MLCC capacitors (for any allowed VIN).

The maximum output filter capacitance next to the output pins of the device is  $60\mu$ F low ESR MLCC capacitance.  $V_{OUT}$  has to be sensed at the last output filter capacitor next to the EP5358xUI.

Additional bulk capacitance for decoupling and bypass can be placed at the load as long as there is sufficient separation between the  $V_{\text{OUT}}$  Sense point and the bulk capacitance.

Excess total capacitance on the output (Output Filter + Bulk) can cause an over-current condition at startup. Refer to the section on Soft-Start for the maximum total capacitance on the output.

The output capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and temperature and are not suitable for switch-mode DC-DC converter output filter applications.

## Power-Up/Down Sequencing

During power-up, ENABLE should not be asserted before PVIN, and PVIN should not be asserted before AVIN. The PVIN should never be powered when AVIN is off. Durig power down, the AVIN should not be powered down before the PVIN. Tying PVIN and AVIN or all three pins (AVIN, PVIN, ENABLE) together during power up or power down meets these requirements.

### **Pre-Bias Start-up**

The EP5358xUI supports startup into a pre-biased output of up to 1.5V. The output of the EP5358xUI can be pre-biased with a voltage up to 1.5V when it is first enabled.

#### THERMAL CONSIDERATIONS

Thermal considerations are important power supply design facts that cannot be avoided in the real world. Whenever there are power losses in a system, the heat that is generated by the power dissipation needs to be accounted for. The Enpirion PowerSoC helps alleviate some of those concerns. The Enpirion EP5358xUI DC-DC converter is packaged in a 2.5x2.25x1.1mm 16-pin QFN package. The recommended maximum junction temperature for continuous operation is 125°C. Continuous operation above 125°C may reduce long-term reliability. The device has a thermal overload protection circuit designed to turn off the device at an approximate junction temperature value of 155°C.

The following example and calculations illustrate the thermal performance of the EP5358xUI.

Example:

 $V_{IN} = 5V$ 

 $V_{OUT} = 3.3V$ 

 $I_{OUT} = 600 \text{mA}$ 

First calculate the output power.

 $P_{OUT} = 3.3V \times 600 \text{mA} = 1.98W$ 

Next, determine the input power based on the efficiency ( $\eta$ ) shown in Figure 10.




Figure 10: Efficiency vs. Output Current

For  $V_{IN} = 5V$ ,  $V_{OUT} = 3.3V$  at 600 mA,  $\eta \approx 91\%$ 

 $\eta = P_{OUT} / P_{IN} = 91\% = 0.91$ 

 $P_{IN} = P_{OUT} / \eta$ 

 $P_{IN} \approx 1.98W / 0.91 \approx 2.18W$ 

03541

#### Datasheet | Intel® Enpirion® Power Solutions: EP5358LUI/HUI

The power dissipation ( $P_D$ ) is the power loss in the system and can be calculated by subtracting the output power from the input power.

$$P_D = P_{IN} - P_{OUT}$$

$$\approx 2.18W - 1.98W \approx 0.2W$$

With the power dissipation known, the temperature rise in the device may be estimated based on the theta JA value ( $\theta_{JA}$ ). The  $\theta_{JA}$  parameter estimates how much the temperature will rise in the device for every watt of power dissipation. The EP5358xUI has a  $\theta_{JA}$  value of 85°C/W without airflow.

Determine the change in temperature ( $\Delta T$ ) based on  $P_D$  and  $\theta_{JA}$ .

$$\Delta T = P_D \times \theta_{JA}$$

$$\Delta T \approx 0.2 \text{W} \times 85^{\circ}\text{C/W} \approx 17^{\circ}\text{C}$$

The junction temperature ( $T_J$ ) of the device is approximately the ambient temperature ( $T_A$ ) plus the change in temperature. We assume the initial ambient temperature to be 25°C.

$$T_J = T_A + \Delta T$$

The maximum operating junction temperature ( $T_{JMAX}$ ) of the device is 125°C, so the device can operate at a higher ambient temperature. The maximum ambient temperature ( $T_{AMAX}$ ) allowed can be calculated.

$$T_{AMAX} = T_{JMAX} - P_D \times \theta_{JA}$$
  
  $\approx 125^{\circ}C - 17^{\circ}C \approx 108^{\circ}C$ 

The maximum ambient temperature (before de-rating) the device can reach is 84°C given the input and output conditions. Note that the efficiency will be slightly lower at higher temperatures and this calculation is an estimate.

#### LAYOUT RECOMMENDATIONS

Figure 11 shows critical components and layer 1 traces of a recommended minimum footprint EP5358LUI/EP5358HUI layout with ENABLE tied to  $V_{\rm IN}$ . Alternate ENABLE configurations, and other small signal pins need to be connected and routed according to specific customer application. Please see the Gerber files on the Altera website www.altera.com/powersoc for exact dimensions and other layers. Please refer to Figure 11 while reading the layout recommendations in this section.




Figure 11. Top PCB Layer Critical Components and Copper for Minimum Footprint

**Recommendation 1:** Input and output filter capacitors should be placed on the same side of the PCB, and as close to the EP5358xUI package as possible. They should be connected to the device with very short and wide traces. Do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes. The +V and GND traces between the capacitors and the EP5358xUI should be as close to each other as possible so that the gap between the two nodes is minimized, even under the capacitors.

**Recommendation 2:** Input and output grounds are separated until they connect at the PGND pins. The separation shown on Figure 11 between the input and output GND circuits helps minimize noise coupling between the converter input and output switching loops.

**Recommendation 3:** The system ground plane should be the first layer immediately below the surface layer. This ground plane should be continuous and un-interrupted below the converter and the input/output capacitors.

**Recommendation 4**: Multiple small vias should be used to connect the ground traces under the device to the system ground plane on another layer for heat dissipation. The drill diameter of the vias should be 0.33mm, and the vias must have at least 1 oz. copper plating on the inside wall, making the finished hole size around 0.20-0.26mm. Do not use thermal reliefs or spokes to connect the vias to the ground plane. It is preferred to put these vias under the capacitors along the edge of the GND copper closest to the +V copper. Please see Figure 11. These vias connect the input/output filter capacitors to the GND plane and help reduce parasitic inductances in the input and output current loops. If the vias cannot be placed under  $C_{IN}$  and  $C_{OUT}$ , then put them just outside the capacitors along the GND. Do not use thermal reliefs or spokes to connect these vias to the ground plane.

**Recommendation 5**: AVIN is the power supply for the internal small-signal control circuits. It should be connected to the input voltage at a quiet point. In Figure 11 this connection is made at the input capacitor close to the  $V_{IN}$  connection.

# **RECOMMENDED PCB FOOTPRINT**




Figure 12: EP5358xUI PCB Footprint (Top View)

# **PACKAGE DIMENSIONS**




Figure 13: EP5358LUI Package Dimensions (Bottom View)




Figure 14: EP5358HUI Package Dimensions (Bottom View)

Packing and Marking Information: https://www.altera.com/support/quality-and-reliability/packing.html

03541

### **REVISION HISTORY**

Rev	Date	Change(s)
I	Feb, 2018	Updated Derating Curves to show correct Theta JA value and illustration Updated Enable Power Down illustration to show actual image with 500mA of load current Updated Soft-start discussion and maximum output capacitance Updated Power Up Sequence recommendations Updated Pre-Bias Startup discussion Updated COUT_Max equation New Datasheet format
J	Sep, 2018	Updated Format
K	Sep, 2018	Corrected some Typos

### WHERE TO GET MORE INFORMATION

For more information about Intel® and Enpirion® PowerSoCs, visit:

www.altera.com/enpirion

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS, and STRATIX words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\* Other marks and brands may be claimed as the property of others.

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>Intel(英特尔)