

512K x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH ECC

JULY 2020

FEATURES

- High-speed access times: 8, 10, 20 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single Power Supply
 - $-V_{DD} = 1.65V \text{ to } 2.2V \text{ (IS61WV51216EDALL)}$
 - $-V_{DD} = 2.4V \text{ to } 3.6V \text{ (IS61/64WV51216EDBLL)}$
- Packages available:
 - 48-ball miniBGA (6mm x 8mm)
 - 44-pin TSOP (Type II)
- Industrial and Automotive Temperature Support
- Lead-free available
- Data control for upper and lower bytes

DESCRIPTION


The *ISSI* IS61WV51216EDALL and IS61/64WV51216EDBLL are high-speed, 8M-bit static RAMs organized as 512K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The device is packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (6mm x 8mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



48-pin mini BGA (6mm x 8mm)




PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V _{DD}	Power
GND	Ground



PIN CONFIGURATIONS

44-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V _{DD}	Power
GND	Ground



TRUTH TABLE

			I/O PIN					
Mode	WE	CE	ŌĒ	\overline{LB}	$\overline{\sf UB}$	I/O0-I/O7	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Χ	Χ	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Х	Х	High-Z	High-Z	Icc
	Χ	L	X	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	D ouт	High-Z	Icc
	Н	L	L	Н	L	High-Z	D ouт	
	Н	L	L	L	L	D оит	D out	
Write	L	L	Х	L	Н	Din	High-Z	Icc
	L	L	Χ	Н	L	High-Z	DIN	
	L	L	Χ	L	L	Din	Din	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to $V_{DD} + 0.5$	V
VDD	VDD Relates to GND	-0.3 to 4.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

Notes:

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	6	рF	
C _{I/O}	Input/Output Capacitance	$V_{OUT} = 0V$	8	pF	

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $TA = 25^{\circ}C$, f = 1 MHz, VDD = 3.3V.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE (VDD)

Range	Ambient	IS61WV51216EDALL	IS61WV51216EDBLL	IS64WV51216EDBLL
	Temperature	V _{DD} (20ns)	VDD (8, 10ns)	Vdd (10ns)
Industrial	–40°C to +85°C	1.65V-2.2V	2.4V-3.6V	_
Automotive (A1)	–40°C to +85°C	-	_	2.4V-3.6V
Automotive (A3)	-40°C to +125°C	_	_	2.4V-3.6V

ERROR DETECTION AND ERROR CORRECTION

- Independent ECC for each byte
- Detect and correct one bit error per byte
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V-3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 1.0 mA$	_	0.4	V
VIH	Input HIGH Voltage		2.0	$V_{DD} + 0.3$	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ VDD, Outputs Disabled	-1	1	μA

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 1.65V-2.2V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.4	_	V	
Vol	Output LOW Voltage	loL = 0.1 mA	_	0.2	V	
VIH	Input HIGH Voltage		1.4	VDD + 0.2	V	
VIL	Input LOW Voltage		-0.2	0.4	V	
lu	Input Leakage	$GND \leq \ V_{IN} \leq \ V_{DD}$	-1	1	μΑ	
ILO	Output Leakage	$GND \leq Vout \leq Vdd,$	-1	1	μΑ	
		Outputs Disabled				

^{1.} V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -2.0V AC (pulse width < 2 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 2 ns). Not 100% tested.

V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -1.0V AC (pulse width < 2 ns). Not 100% tested.
 V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 1.0V AC (pulse width < 2 ns). Not 100% tested.



ACTEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)	
Input Pulse Level	0.4V to V _{DD} - 0.3V	0.4V to V _{DD} - 0.3V	0.4V to VDD - 0.3V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (VRef)	VDD /2	<u>VDD</u> + 0.05 2	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	
R1 (Ω)	1909	317	13500	
R2 (Ω)	1105	351	10800	
Vтм (V)	3.0V	3.3V	1.8V	

ACTEST LOADS




Figure 1.




Figure 2.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	8	-10	-2	0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min. Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	$V_{DD} = Max.,$	Com.	_	50	— 45	_	35	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	60	- 55	_	45	
			Auto.	_	_	- 65	_	60	
			typ.(2)			15			
lcc1	Operating	VDD = Max.,	Com.	_	20	— 20	_	20	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	25	— 25	_	25	
			Auto.	_	_	- 50	_	50	
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	20	— 20	_	20	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	25	— 25	_	25	
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	_	- 45	_	45	
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	10	— 10	_	10	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	15	— 15	_	15	
	, ,	$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.	_	_	— 35	_	35	
		$Vin \leq 0.2V, f = 0$	typ.(2)			2			

- 1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$ and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-	8	-1	10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t RC	Read Cycle Time	8		10	_	ns
taa	Address Access Time	_	8	_	10	ns
t oha	Output Hold Time	2.5	_	2.5	_	ns
tace	CE Access Time	_	8	_	10	ns
tDOE	OE Access Time	_	5.5	_	6.5	ns
thzoe(2)	OE to High-Z Output	_	3	_	4	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	3	0	4	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	ns
t BA	LB, UB Access Time	_	5.5	_	6.5	ns
t _{HZB⁽²⁾}	LB, UB to High-Z Output	0	3	0	3	ns
t _{LZB⁽²⁾}	LB, UB to Low-Z Output	0	_	0	_	ns
tpu	Power Up Time	0	_	0	_	ns
t PD	Power Down Time	_	8	_	10	ns

^{1.} Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.




READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-20 r	ıs		
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	20	_	ns	
t AA	Address Access Time	_	20	ns	
t oha	Output Hold Time	2.5	_	ns	
t ACE	CE Access Time	_	20	ns	
t DOE	OE Access Time	_	8	ns	
thzoe(2)	OE to High-Z Output	0	8	ns	
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	ns	
thzce(2	CE to High-Z Output	0	8	ns	
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	ns	
t BA	LB, UB Access Time	_	8	ns	
t HZB	LB, UB to High-Z Output	0	8	ns	
t LZB	LB, UB to Low-Z Output	0	_	ns	


- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.



AC WAVEFORMS READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) $(\overline{CE} = \overline{OE} = V_{IL})$



READ CYCLE NO. 2^(1,3) ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- 1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-8	3	-10	
Symbol	Parameter	Min.	Max.	Min. Max.	Unit
twc	Write Cycle Time	8	_	10 —	ns
tsce	CE to Write End	6.5	_	8 —	ns
taw	Address Setup Time to Write End	6.5	_	8 —	ns
tна	Address Hold from Write End	0	_	0 —	ns
t sa	Address Setup Time	0	_	0 —	ns
tрwв	LB, UB Valid to End of Write	6.5	_	8 —	ns
t PWE1	WE Pulse Width	6.5	_	8 —	ns
tpwe2	WE Pulse Width (OE = LOW)	8.0	_	10 —	ns
t sd	Data Setup to Write End	5		6 —	ns
t HD	Data Hold from Write End	0		0 —	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	3.5	– 5	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	2	_	2 —	ns

- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- Test conditions and output locating conditions are specified in the AC rest conditions and AC rest board in Figure 17.
 Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)


	-20 ns			
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20	_	ns
tsce	CE to Write End	12	_	ns
taw	Address Setup Time to Write End	12	_	ns
t HA	Address Hold from Write End	0	_	ns
t sA	Address Setup Time	0	_	ns
t PWB	LB, UB Valid to End of Write	12	_	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = HIGH)	12	_	ns
tPWE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = LOW)	17	_	ns
t sd	Data Setup to Write End	9	_	ns
t HD	Data Hold from Write End	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	9	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	3		ns

- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS


WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)






AC WAVEFORMS

WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)




WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)





AC WAVEFORMS

WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- 1. The internal Write time is defined by the overlap of $\overline{\text{CE}} = \text{LOW}$, $\overline{\text{UB}}$ and/or $\overline{\text{LB}} = \text{LOW}$, and $\overline{\text{WE}} = \text{LOW}$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The t_{SA} , t_{HA} , t_{SD} , and t_{HD} timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with \overline{OE} HIGH for a minimum of 4 ns before \overline{WE} = LOW to place the I/O in a HIGH-Z state.
- 3. $\overline{\text{WE}}$ may be held LOW across many address cycles and the $\overline{\text{LB}}$, $\overline{\text{UB}}$ pins can be used to control the Write function.



DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ.(1)	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = V_{DR}(MIN), \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	10	mA
			Ind. Auto.	_	_	15 35	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at VDD = VDR(MIN) TA = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
Idr	Data Retention Current	$V_{DD} = V_{DR}(MIN), \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	10	mA
			Ind.		_	15	
			Auto.	_	_	35	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = VDR(MIN), TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
8	IS61WV51216EDBLL-8BLI IS61WV51216EDBLL-8TLI	48 mini BGA (6mm x 8mm), Lead-free TSOP (Type II), Lead-free
10	IS61WV51216EDBLL-10BLI IS61WV51216EDBLL-10TLI	48 mini BGA (6mm x 8mm), Lead-free TSOP (Type II), Lead-free

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V


Speed (ns)	Order Part No.	Package
20	IS61WV51216EDALL-20BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV51216EDALL-20TLI	TSOP (Type II), Lead-free

Automotive Range: -40°C to +125°C


Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV51216EDBLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV51216EDBLL-10CTLA	B TSOP (Type II), Lead-free, Copper Leadframe









单击下面可查看定价,库存,交付和生命周期等信息

>>ISSI(美国芯成)