



## Description

### JMT N-channel Enhancement Mode Power MOSFET

#### Features


- 60V, 70A
- $R_{DS(ON)} < 5.8\text{m}\Omega$  @  $V_{GS} = 10\text{V}$
- Advanced Trench Technology
- Provide Excellent  $R_{DS(ON)}$  and Low Gate Charge
- Lead Free

#### Application


- Load Switch
- PWM Application
- Power Management




100% UIS TESTED!  
100%  $\Delta V_{ds}$  TESTED!



PDFN5x6-8L



Marking and pin Assignment



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Outline	Package	Reel Size	Reel (pcs)	Per Carton (pcs)
G070N06A	JMTG070N06A	TAPING	PDFN5x6-8L	13"	5000	50000

## Absolute Maximum Ratings ( $T_C=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter		Max.	Units
$V_{DSS}$	Drain-Source Voltage		60	V
$V_{GSS}$	Gate-Source Voltage		$\pm 20$	V
$I_D$	Continuous Drain Current	$T_C = 25^\circ\text{C}$	70	A
		$T_C = 100^\circ\text{C}$	45.5	A
$I_{DM}$	Pulsed Drain Current <sup>note1</sup>		280	A
EAS	Single Pulsed Avalanche Energy <sup>note2</sup>		182	mJ
$P_D$	Power Dissipation	$T_C = 25^\circ\text{C}$	50	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		2.5	$^\circ\text{C}/\text{W}$
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$

**Electrical Characteristics** ( $T_J=25^\circ\text{C}$  unless otherwise specified)


Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
<b>Off Characteristics</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$	60	-	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=60\text{V}$ , $V_{GS}=0\text{V}$ ,	-	-	1.0	$\mu\text{A}$
$I_{\text{GSS}}$	Gate to Body Leakage Current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 20\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$	2	-	4	V
$R_{DS(\text{on})}$	Static Drain-Source on-Resistance note3	$V_{GS}=10\text{V}$ , $I_D=30\text{A}$	-	4.6	5.8	$\text{m}\Omega$
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS}=25\text{V}$ , $V_{GS}=0\text{V}$ , $f=1.0\text{MHz}$	-	3782	-	pF
$C_{oss}$	Output Capacitance		-	297	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	218	-	pF
$Q_g$	Total Gate Charge	$V_{DD}=30\text{V}$ , $I_D=30\text{A}$ , $V_{GS}=10\text{V}$	-	77	-	nC
$Q_{gs}$	Gate-Source Charge		-	21	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	24	-	nC
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=30\text{V}$ , $I_D=30\text{A}$ , $R_{\text{GEN}}=1.8\Omega$ , $V_{GS}=10\text{V}$	-	18	-	ns
$t_r$	Turn-on Rise Time		-	88	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	37	-	ns
$t_f$	Turn-off Fall Time		-	85	-	ns
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_s$	Maximum Continuous Drain to Source Diode Forward Current	-	-	70	A	
$I_{sM}$	Maximum Pulsed Drain to Source Diode Forward Current	-	-	280	A	
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS}=0\text{V}$ , $I_s=30\text{A}$	-	-	1.2	V
$trr$	Body Diode Reverse Recovery Time	$I_F=30\text{A}$ , $di/dt=100\text{A}/\mu\text{s}$	-	25	-	ns
$Qrr$	Body Diode Reverse Recovery Charge		-	29	-	nC

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature


2. EAS condition : Starting  $T_J=25^\circ\text{C}$ ,  $V_{DD}=30\text{V}$ ,  $V_{GS}=10\text{V}$ ,  $L=0.5\text{mH}$ ,  $R_g=25\Omega$ ,  $I_{AS}=27\text{A}$ 3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 0.5\%$

## Typical Performance Characteristics


**Figure 1:** Output Characteristics




**Figure 3:** On-resistance vs. Drain Current




**Figure 5: Gate Charge Characteristics**




**Figure 2:** Typical Transfer Characteristics




**Figure 4:** Body Diode Characteristics




**Figure 6:** Capacitance Characteristics




**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature




**Figure 8:** Normalized on Resistance vs. Junction Temperature




**Figure 9:** Maximum Safe Operating Area



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature



**Figure 11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



## Test Circuit




Figure1:Gate Charge Test Circuit & Waveform



Figure 2: Resistive Switching Test Circuit & Waveforms






Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms

### Package Mechanical Data- PDFN5x6-8L-Type A



SYMBOL	COMMON			
	MM		INCH	
	MIN.	MAX.	MIN.	MAX.
A	1.03	1.17	0.0406	0.0461
b	0.34	0.48	0.0134	0.0189
c	0.824	0.970	0.0324	0.0382
D	4.80	5.40	0.1890	0.2126
D1	4.11	4.31	0.1618	0.1697
D2	4.80	5.00	0.1890	0.1969
E	5.95	6.15	0.2343	0.2421
E1	5.65	5.85	0.2224	0.2303
E2	1.60	—	0.0630	—
e	1.27 BSC	—	0.05 BSC	—
L	0.05	0.25	0.0020	0.0098
L1	0.38	0.50	0.0150	0.0197
L2	0.38	0.50	0.0150	0.0197
H	3.30	3.50	0.1299	0.1378
I	—	0.18	—	0.0070

### Package Mechanical Data-PDFN5x6-8L-Type B



SYMBOLS	DIMENSION IN MM			DIMENSION IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
* A	0.900	1.000	1.100	0.035	0.039	0.043
A1	0.000	---	0.050	0.000	----	0.002
b	0.246	0.254	0.312	0.010	0.010	0.012
* c	0.310	0.410	0.510	0.012	0.016	0.020
d	1.27 BSC			0.050 BSC		
* D	4.950	5.050	5.150	0.195	0.199	0.203
D1	4.000	4.100	4.200	0.157	0.161	0.165
* D2	---	---	0.125	---	---	0.005
e	0.62 BSC			0.024 BSC		
* E	5.500	5.600	5.700	0.217	0.220	0.224
* E1	6.050	6.150	6.250	0.238	0.242	0.246
E2	3.425	3.525	3.625	0.135	0.139	0.143
E3	0.150	0.250	0.350	0.006	0.010	0.014
* E4	0.175	0.275	0.375	0.007	0.011	0.015
F	-	-	0.100	-	-	0.004
* L	0.500	0.600	0.700	0.02	0.02	0.03
L1	0.600	0.700	0.800	0.02	0.03	0.03



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

**J** is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.  
Copyright ©2022 Jiangsu JieJie Microelectronics Co.,Ltd. Printed All rights reserved.

单击下面可查看定价，库存，交付和生命周期等信息

[>>JJW\(捷捷微\)](#)