

80V, 249A, 2.0mΩ N-channel Power SGT MOSFET

JMSH0802MC

Features

- Excellent R_{DS(ON)} and Low Gate Charge
- 100% UIS Tested
- 100% ΔVds Tested
- Halogen-free; RoHS-compliant

Product Summary

Parameters	Value	Unit
V _{DSS}	80	V
$V_{GS(th)_Typ}$	3.1	V
I _D (@V _{GS} =10V)	249	Α
$R_{DS(ON)_Typ}(@V_{GS}=10V$	2.0	mΩ




Applications


- Load Switch
- PWM Application
- Power Management



TO-220-3L Top View



Pin Assignment



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Tube(pcs)	Per Carton (pcs)
JMSH0802MC-U	SH0802M	N/A	Tube	TO-220-3L	50	5000

Absolute Maximum Ratings (@ $T_C = 25$ °C unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{DS}	Drain-to-Source Voltage		80	V
V_{GS}	Gate-to-Source Voltage		±20	V
L	Continuous Drain Current	$T_C = 25^{\circ}C$	249	A
I _D	Continuous Diain Current	$T_C = 100$ °C	176	7 1
I_{DM}	Pulsed Drain Current (1)		Refer to Fig.4	Α
E _{AS}	Single Pulsed Avalanche Energy	y ⁽²⁾	1423	mJ
P _D	Power Dissipation	$T_C = 25^{\circ}C$	179	W
		$T_C = 100$ °C	71	1 vv
T_{J} , T_{STG}	Junction & Storage Temperature R	lange	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	34	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case 0.7		C/ VV



Electrical Characteristics (T_J = 25°C unless otherwise specified)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Off Cha	racteristics					
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 64V, V_{GS} = 0V$	-	-	1.0	μА
I _{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
On Cha	racteristics					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.2	3.1	4.0	V
R _{DS(ON)}	Static Drain-Source ON-Resistance (4)	$V_{GS} = 10V, I_{D} = 20A$	-	2.0	2.6	mΩ
Dynam	ic Characteristics				•	
R_g	Gate Resistance	f = 1MHz	-	0.4	-	Ω
C _{iss}	Input Capacitance	.,	6243	8740	11799	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V$, $V_{DS} = 40V$, $f = 1MHz$	1257	1760	2376	pF
C_{rss}	Reverse Transfer Capacitance	1 – 1111112	19	26	35	pF
Q_g	Total Gate Charge		91	128	173	nC
Q_{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 40V, I_D = 20A$	29	40	54	nC
Q_{gd}	Gate Drain("Miller") Charge	V DS = 40 V, 1D = 20/1	18	26	34	nC
Switchi	ing Characteristics					
t _{d(on)}	Turn-On DelayTime			36	T _	ns
t _r	Turn-On Rise Time	$V_{GS} = 10V, V_{DD} = 40V$		38	_	ns
t _{d(off)}	Turn-Off DelayTime	I_{D} = 20A, R_{GEN} = 6.2 Ω		87	_	ns
t _f	Turn-Off Fall Time		-	43	-	ns
Body D	iode Characteristics					
I _S	Maximum Continuous Body Diode Forward	Current	-	-	249	Α
I _{SM}	Maximum Pulsed Body Diode Forward Curre	ent	-	-	995	Α
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 20A$	-		1.2	V
trr	Body Diode Reverse Recovery Time	1 004 41/44 4004/	91	127	171	ns
Qrr	Body Diode Reverse Recovery Charge	$I_F = 20A$, di/dt = 100A/us	-	194	-	nC

Notes:

- 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
- $2.~E_{AS}~condition:~Starting~T_J=25C,~V_{DD}=40V,~V_{GS}=10V,~R_G=25ohm,~L=3mH,~I_{AS}=30.8A,~V_{DD}=0V~during~time~in~avalanche.$
- 3. $\rm R_{\rm \theta JA}$ is measured with the device mounted on a 1inch 2 pad of 2oz copper FR4 PCB.
- 4. Pulse Test: Pulse Width≤300μs, Duty Cycle≤0.5%.



Typical Performance Characteristics








Figure 3: Normalized Maximum Transient Thermal Impedance







0

0

1

Typical Performance Characteristics





Figure 6: Typical Transfer Characteristics





V_{DS}(V)

3

5

4




Figure 8: Body Diode Characteristics




Figure 9: Gate Charge Characteristics





Figure 10: Capacitance Characteristics



www.jjwdz.com All product information is copyrighted and subject to legal disclaimers.

REV 1.0 | 4/7



Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs.
Junction Temperature




Figure 15: Maximum Safe Operating Area






Figure 12: Normalized on Resistance vs.
Junction Temperature





Downloaded From Oneyac.com



Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform





Figure 4: Diode Recovery Test Circuit & Waveform

REV 1.0 | 6/7



Package Mechanical Data(TO-220-3L)

Package Outline



Ref.			Dime	ensions		
	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	4.40		4.60	0.173		0.181
В	0.70		0.90	0.028		0.035
C	0.45		0.60	0.018		0.024
C2	1.23		1.32	0.048		0.052
C3	2.20		2.60	0.087		0.102
D	8.90		9.90	0.350		0.390
E	9.90		10.3	0.390		0.406
F	6.30		6.90	0.248		0.272
G		2.54			0.1	
Н	28.0		29.8	1.102		1.173
L1		3.39			0.133	
L2	1.14		1.70	0.045		0.067
L3	2.65		2.95	0.104		0.116
Φ		3.6			0.142	

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.



is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.

单击下面可查看定价,库存,交付和生命周期等信息

>>JJW(捷捷微)