JJMICROELECTRONICS

60V, 100A, 5.5mΩ N-channel Power SGT MOSFET JMSL0605PG

Features

- Excellent $R_{\text{DS(ON)}}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔVds Tested
- Halogen-free; RoHS-compliant
- Pb-free plating


Applications

- Load Switch
- PWM Application
- Power Management

Product Summary

Parameters	Value	Unit
V _{DSS}	60	V
V _{GS(th)_Typ}	1.7	V
I _D (@V _{GS} =10V)	100	А
R _{DS(ON)_Typ} (@V _{GS} =10V	3.9	mΩ
R _{DS(ON)_Typ} (@V _{GS} =4.5V	5.5	mΩ





Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMSL0605PG	SL0605P	1	Tape&Reel	PDFN5x6-8L	5000	50000

Absolute Maximum Ratings (@ T_c = 25°C unless otherwise specified)

Symbol	Parameter		Value	Unit
V _{DS}	Drain-to-Source Voltage		60	V
V_{GS}	Gate-to-Source Voltage		±20	V
1-	Continuous Drain Current	$T_{\rm C} = 25^{\circ}{\rm C}$	100	Α
Ι _D		$T_{\rm C} = 100^{\circ}{\rm C}$	63	
I _{DM}	Pulsed Drain Current ⁽¹⁾		Refer to Fig.4	A
E _{AS}	Single Pulsed Avalanche Energy ⁽²⁾		188	mJ
P _D	Power Dissipation	$T_{C} = 25^{\circ}C$	91	w
' U		$T_{\rm C} = 100^{\circ}{\rm C}$	36	VV
T _J , T _{STG}	Junction & Storage Temperature Range		-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Мах	Unit
R_{\thetaJA}	Thermal Resistance, Junction to Ambient ⁽³⁾	47	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.4	0/00

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Off Cha	racteristics					
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_{D} = 250 \mu A, V_{GS} = 0V$	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 48 \text{V}, V_{\text{GS}} = 0 \text{V}$	-	-	1.0	μA
I_{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
On Cha	racteristics	· · · · · · · · · · · · · · · · · · ·				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.2	1.7	2.3	V
Research Statia Drain Source ON Register	Static Drain-Source ON-Resistance ⁽⁴⁾	$V_{GS} = 10V, I_D = 20A$	-	3.9	5.1	mΩ
R _{DS(ON)}	Static Drain-Source ON-Resistance	$V_{GS} = 4.5V, I_{D} = 15A$	-	5.5	7.1	mΩ
Dynami	c Characteristics	-		-	-	
R_g	Gate Resistance	f = 1MHz	-	0.9	-	Ω
C _{iss}	Input Capacitance		1053	1474	1989	pF
C_{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 30V,$ f = 1MHz	746	1045	1411	pF
C _{rss}	Reverse Transfer Capacitance		31	44	59	pF
Qg	Total Gate Charge		18	25	34	nC
Q_gs	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 30V, I_D = 20A$	-	5	-	nC
Q_gd	Gate Drain("Miller") Charge	V DS = 00 V, ID = 20, V	-	5	-	nC
<u> </u>						
	ng Characteristics					
t _{d(on)}	Turn-On DelayTime	-	-	9	-	ns
t _r	Turn-On Rise Time	$V_{GS} = 10V, V_{DD} = 30V$	-	20	-	ns
t _{d(off)}	Turn-Off DelayTime	$I_D = 20A, R_{GEN} = 3\Omega$	-	24	-	ns
t _f	Turn-Off Fall Time		-	6	-	ns
Body D	iode Characteristics			-		
ا _s	Maximum Continuous Body Diode Forward Current		-	-	100	A
I _{SM}	Maximum Pulsed Body Diode Forward Current		-	-	400	A
$V_{\rm SD}$	Body Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 20A$	-		1.2	V
trr	Body Diode Reverse Recovery Time	I _F = 20A, di/dt = 100A/us	32	45	61	ns
Qrr	Body Diode Reverse Recovery Charge	$r_{\rm F} = 20\pi, {\rm u}/{\rm ut} = 100\pi/{\rm us}$	-	48	-	nC

Electrical Characteristics ($T_J = 25^{\circ}C$ unless otherwise specified)

Notes: 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.


2. E_{AS} condition: Starting T_J =25C, V_{DD} =30V, V_{GS} =10V, R_G =25ohm, L=3mH, I_{AS} =11.2A, V_{DD} =0V during time in avalanche.

3. $R_{\theta JA}$ is measured with the device mounted on a 1inch 2 pad of 2oz copper FR4 PCB.

4. Pulse Test: Pulse Width ${\leqslant}300\mu s,$ Duty Cycle ${\leqslant}0.5\%.$







Typical Performance Characteristics








Figure 4: Peak Current Capacity






Typical Performance Characteristics


www.jjwdz.com All product information is copyrighted and subject to legal disclaimers.


REV 1.1 | 4/7


Typical Performance Characteristics
















Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform




Figure 4: Diode Recovery Test Circuit & Waveform

www.jjwdz.com All product information is copyrighted and subject to legal disclaimers.

REV 1.1 | 6/7



MAX. 1.15

0.51

0.4

5.4

5.15

4.2

6.25

5.7

3.63

0.8

0.8

10

MILLIMETER

NOM.

0.41

0.32

5.2

5.05

4.1

6.15

5.6

3.53

1.27BSC


0.7


0.7

1.23 REF

Package Mechanical Data(PDFN5X6-8L)

Package Outline





E **Bottom View**

DIM.

A

b

С

D

Dl

D2

E

El

E2

е Н

L

K

0

MIN.

0.9

0.31

0.24

5

4.95

4

6.05

5.5

3.42

0.6


0.5

	1	
de the		
_'	D1	
_	D	-

Front View

- NOTES
- Dimension and tolerance per ASME Y14.5M, 1994. All dimensions in millimeter (angle in degree). Dimensions D1 and E1 do not include mold flash protrusions or gate burrs.

Recommended Soldering Footprint



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co., Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

M is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.



单击下面可查看定价,库存,交付和生命周期等信息

>>JJW(捷捷微)