

JW5017S

1.2A, 26V Synchronous Step-Down Converter

Parameters Subject to Change Without Notice

DESCRIPTION

The JW[®]5017S is a current mode monolithic buck switching regulator. Operating with an input range of 4.5V~26V, the JW5017S delivers 1.2A of continuous output current with two integrated N-Channel MOSFETs. The internal synchronous power switches provide high efficiency without the use of an external Schottky diode. At light loads, regulators operate in low frequency to maintain high efficiency and low output ripple. Current mode control provides tight load transient response and cycle-by-cycle current limit.

The JW5017S guarantees robustness with over current protection and hiccup, thermal protection, start-up current run-away protection, and input under voltage lockout.

The JW5017S is available in 6-pin SOT23-6 package, which provides a compact solution with minimal external components.

Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Inc.


FEATURES

- 4.5 V to 26 V operating input range 1.2A output current
- Up to 94% efficiency
- High efficiency (>78%) at light load
- Internal Soft-Start
- Fixed 1.2MHz Switching frequency
- Available in SOT23-6 package
- Input under voltage lockout
- Start-up current run-away protection
- Over current protection and Hiccup
- Thermal protection


APPLICATIONS

- Distributed Power Systems
- Automotive Systems
- High Voltage Power Conversion
- Industrial Power Systems
- Battery Powered Systems

TYPICAL APPLICATION



ORDER INFORMATION



ABSOLUTE MAXIMUM RATING¹⁾

VIN, EN, SW Pin	
BST Pin	SW-0.3V to SW+5V
All other Pins	
Junction Temperature ^{2) 3)}	150°C
Lead Temperature	
Storage Temperature	65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

Input Voltage VIN	
Output Voltage Vout	
Operating Junction Temperature	-40°C to 125°C

THERMAL PERFORMANCE⁴⁾

JoulWatt[®] Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. $heta_{Jc}$

 θ_{JA}

JW5017S

Note:

- 1) Exceeding these ratings may damage the device.
- **2)** The JW5017S guarantees robust performance from -40°C to 150°C junction temperature. The junction temperature range specification is assured by design, characterization and correlation with statistical process controls.
- 3) The JW5017S includes thermal protection that is intended to protect the device in overload conditions. Thermal protection is active when junction temperature exceeds the maximum operating junction temperature. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 4) Measured on JESD51-7, 4-layer PCB.

Downloaded From Oneyac.com

٦

ELECTRICAL CHARACTERISTICS

	Symphol	Condition	Min	Turn	Max	l lus ite
ltem	Symbol	Condition	Min.	Тур.	Max.	Units
V _{IN} Under voltage Lockout	V _{IN_MIN}	V _{IN} falling	4.0	4.2	4.4	V
Threshold						
V _{IN} Under voltage Lockout	VIN_MIN_HYST	V _{IN} rising		300	-	mV
Hysteresis	VIN_MIN_HYST	VIN Hong		300		IIIV
Shutdown Supply Current	I _{SD}	V _{EN} =0V		0.1	1	μA
Supply Current	lq	V _{EN} =5V, V _{FB} =1.2V		40	60	μA
Feedback Voltage	V _{FB}	4.5V <v<sub>VIN<26V</v<sub>	776	800	824	mV
Top Switch Resistance ⁵⁾	R _{DS(ON)T}			300		mΩ
Bottom Switch Resistance ⁵⁾	R _{DS(ON)B}		. 0	150		mΩ
Tan Quitab Laskans Quinant	nt I _{LEAK_TOP} V _{IN} =26V, V _{EN} =0V, V _{SW} =0V	4				
Top Switch Leakage Current		V _{SW} =0V	\sim		1	uA
Bottom Switch Leakage			2		4	
Current	I_{LEAK_BOT} $V_{\text{IN}} = V_{\text{SW}} = 26V, V_{\text{EN}} = 0V$			1	uA	
Top Switch Current Limit ⁵⁾	I _{LIM_TOP}	Minimum Duty Cycle		2		А
Switch Frequency	f _{SW}			1.2		MHz
Minimum On Time ⁵⁾	T _{ON_MIN}			80		ns
Minimum Off Time ⁵⁾	T _{OFF_MIN}	V _{FB} =0.6V		120		ns
EN Shutdown Threshold	V _{EN_TH}	V _{EN} falling, FB=0V	1.2	1.3	1.4	V
EN Shutdown Hysteresis	V _{EN_HYST}	V _{EN} rising, FB=0V		100		mV
Thermal Shutdown ⁵⁾	T _{TSD}			140		°C
Thermal Shutdown hysteresis ⁵⁾	T _{TSD_HYST}			15		°C

V_{IN} = 12V, T_{A} = 25°C, unless otherwise stated


Note:

5) Guaranteed by design.

PIN DESCRIPTION


Name	Description
DOT	Bootstrap pin for top switch. A 0.1uF or larger capacitor should be connected between this pin
BSTBootstrap pin for top and the SW pin to supervisionGNDGround.GNDGround.FBOutput feedback pin. 800mV. Connect a reENDrive EN pin high to the supervisionVINInput voltage pin. VII bypass VIN to GND were SW is the switching results.	and the SW pin to supply current to the top switch and top switch driver.
GND	Ground.
ED	Output feedback pin. FB senses the output voltage and is regulated by the control loop to
ГD	800mV. Connect a resistive divider at FB.
EN	Drive EN pin high to turn on the regulator and low to turn off the regulator.
VIN	Input voltage pin. VIN supplies power to the IC. Connect a 4.5V to 26V supply to VIN and
VIIN	bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
S/M/	SW is the switching node that supplies power to the output. Connect the output LC filter from
300	SW to the output load.
	BST GND FB EN VIN

BLOCK DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS

Vin = 12V, Vout = 3.3V, L = 4.7 μ H, Cout = 10 μ F, TA = +25°C, unless otherwise noted



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Vin = 12V, Vout = 3.3V, L = 4.7 μ H, Cout = 10 μ F, TA = +25°C, unless otherwise noted



JoulWatt[®] Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

FUNCTIONAL DESCRIPTION

The JW5017S is a synchronous, current-mode, step-down regulator. It regulates input voltage from 4.5V to 26V down to an output voltage as low as 0.8V, and is capable of supplying up to 1.2A of load current.

Current-Mode Control

The JW5017S utilizes current-mode control to regulate the output voltage. The output voltage is measured at the FB pin through a resistive voltage divider and the error is amplified by the internal transconductance error amplifier. Output of the internal error amplifier is compared with the switch current measured internally to control the output current limit.

PFM Mode

The JW5017S operates in PFM mode at light load. In PFM mode, switch frequency is continuously controlled in proportion to the load current, i.e. switch frequency decreases when load current drops to boost power efficiency at light load by reducing switch-loss, while switch frequency increases when load current rises, minimizing both load current and output voltage ripples.

Shut-Down Mode

The JW5017S operates in shut-down mode when voltage at EN pin is driven below 0.3V. In shut-down mode, the entire regulator is off and the supply current consumed by the JW5017S drops below 0.1uA.

Power Switch

N-Channel MOSFET switches are integrated on the JW5017S to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage greater than the input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal 3.3V rail when SW is low.

Vin Under-Voltage Protection

A resistive divider can be connected between Vin and ground, with the central tap connected to EN, so that when Vin drops to the pre-set value, EN drops below 1.2V to trigger input under voltage lockout protection.

Output Current Run-Away Protection

At start-up, due to the high voltage at input and low voltage at output, current inertia of the output inductance can be easily built up, resulting in a large start-up output current. A valley current limit is designed in the JW5017S so that only when output current drops below the valley current limit can the bottom power switch be turned off. By such control mechanism, the output current at start-up is well controlled.

Over Current Protection and Hiccup

JW5017S has a cycle-by-cycle current limit. When the inductor current triggers current limit, JW5017S enters hiccup mode and periodically restart the chip. JW5017S will exit hiccup mode while not triggering current limit.

Thermal Protection

When the temperature of the JW5017S rises above 140°C, it is forced into thermal shut-down. Only when core temperature drops below 125°C can the regulator becomes active again.

Downloaded From Oneyac.com

PCB Layout Note

- 1. Place the input decoupling capacitor as close to JW5017S (VIN pin and PGND) as possible to eliminate noise at the input pin.
- 2. Put the feedback trace as far away from the inductor and noisy power traces as possible.
- 3. To improve thermal conduction, put an array

of vias right under the exposed pad. Use small vias (15mil barrel diameter) so that the holes can be filled during the plating process. Very large holes can cause 'solder-wicking' problems during the reflow soldering process. Use a vias pitch (distance between the centers of two adjacent vias) of 40mil.

Downloaded From Oneyac.com

APPLICATION INFORMATION

Output Voltage Set

The output voltage is determined by the resistor divider connected at the FB pin, and the voltage ratio is:

$$v_{FB} = v_{OUT} \cdot \frac{R_2}{R_2 + R_3}$$

where V_{FB} is the feedback voltage and V_{OUT} is the output voltage.

Choose R₃ around $10k\Omega$, and then R₂ can be calculated by:

$$R_3 = R_2 \cdot \left(\frac{V_{OUT}}{0.8V} - 1\right)$$

The following table lists the recommended values.

V Ουτ(V)	R2(kΩ)	R3(kΩ)
2.5	7.5	16
3.3	5.1	16
5	3.0	16

Input Capacitor

The input capacitor is used to supply the AC input current to the step-down converter and maintaining the DC input voltage. The ripple current through the input capacitor can be calculated by:

$$I_{C1} = I_{LOAD} \cdot \sqrt{\frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

where ILOAD is the load current, VOUT is the output voltage, VIN is the input voltage.

Thus the input capacitor can be calculated by the following equation when the input ripple voltage is determined.

$$C_{1} = \frac{I_{LOAD}}{f_{s} \cdot \Delta V_{IN}} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where C1 is the input capacitance value, fs is the switching frequency, $\triangle V_{IN}$ is the input ripple voltage.

The input capacitor can be electrolytic, tantalum or ceramic. To minimizing the potential noise, a small X5R or X7R ceramic capacitor, i.e. 0.1uF, should be placed as close to the IC as possible when using electrolytic capacitors.

A 22uF ceramic capacitor is recommended in typical application.

Output Capacitor

The output capacitor is required to maintain the DC output voltage, and the capacitance value determines the output ripple voltage. The output voltage ripple can be calculated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{s}} \cdot L} \cdot \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \cdot \left(R_{\text{ESR}} + \frac{1}{8 \cdot f_{\text{s}} \cdot C_2}\right)$$

where C₂ is the output capacitance value and RESR is the equivalent series resistance value of the output capacitor.

The output capacitor can be low ESR electrolytic, tantalum or ceramic, which lower ESR capacitors get lower output ripple voltage.

The output capacitors also affect the system stability and transient response, and a 22uF ceramic capacitor is recommended in typical application.

Inductor

The inductor is used to supply constant current to the output load, and the value determines the ripple current which affect the efficiency and the output voltage ripple. The ripple current is

JW5017S

typically allowed to be 30% of the maximum switch current limit, thus the inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_{s} \cdot \Delta I_{L}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where VIN is the input voltage, VOUT is the output voltage, fs is the switching frequency, and \triangle IL is the peak-to-peak inductor ripple current.

External Bootstrap Capacitor

A bootstrap capacitor is required to supply voltage to the top switch driver. A 0.1uF low ESR ceramic capacitor is recommended to connected to the BST pin and SW pin.

PCB Layout Note


For minimum noise problem and best operating performance, the PCB is preferred to following the guidelines as reference.

- Place the input decoupling capacitor as close to JW5033 (VIN pin and PGND) as possible to eliminate noise at the input pin. The loop area formed by input capacitor and GND must be minimized.
- 2. Put the feedback trace as far away from the inductor and noisy power traces as possible.
- 3. The ground plane on the PCB should be as large as possible for better heat dissipation


REFERENCE DESIGN

Reference 1:

 V_{IN} : 4.7V ~ 26V V_{OUT} : 3.3V I_{OUT} : 0~1.2A



PACKAGE OUTLINE



IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Copyright © 2016 JW5017S Incorporated.

All rights are reserved by Joulwatt Technology Inc.

JoulWatt[®] Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 单击下面可查看定价,库存,交付和生命周期等信息

>>JOULWATT(杰华特)