


■ DESCRIPTION

The IRLR8726TRPBF is N channel enhancement mode power effect transistor which is produced using high cell density advanced trench technology.

The high density process is especially able to minimize on-state resistance. These devices are especially suited for low voltage application power management DC-DC converters.

■ PIN CONFIGURATION



■ FEATURE

- ◆ 30V/85A, $R_{DS(ON)}=4.0m\Omega$ (typ.)@ $VGS= 10V$
- ◆ 30V/65A, $R_{DS(ON)}=6.0m\Omega$ (typ.)@ $VGS= 4.5V$
- ◆ Super high design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and Maximum DC current capability
- ◆ Full RoHS compliance
- ◆ TO-252 package design
- ◆ 100% UIS Tested
- ◆ 100% Rg tested

■ APPLICATIONS

- ◆ Power Management
- ◆ DC/DC Converter
- ◆ Load Switch

■ ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless otherwise noted)

Symbol	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	30	V
V_{GS}	Gate-to-Source Voltage	± 20	
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	18	
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	14	
$I_D @ T_C(Bottom) = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	85	A
$I_D @ T_C(Bottom) = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	39	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Package Limited)	42	
I_{DM}	Pulsed Drain Current	160	
$P_D @ T_A = 25^\circ C$	Power Dissipation	3.6	W
$P_D @ T_C(Bottom) = 25^\circ C$	Power Dissipation	52	
	Linear Derating Factor	0.03	W/ $^\circ C$
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	$^\circ C$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress rating only and functional device operation is not implied

■ **ELECTRICAL CHARACTERISTICS** ($T_A=25^\circ\text{C}$ Unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit	
Static Parameters							
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D= 250\mu\text{A}$	30			V	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D= 250\mu\text{A}$	1.0		2.5	V	
I_{GSS}	Gate Leakage Current	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=-25\text{V}$			± 100	nA	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=-24\text{V}, V_{\text{GS}}=0$			1	uA	
		$V_{\text{DS}}=-24\text{V}, V_{\text{GS}}=0$ $T_J=85^\circ\text{C}$			30		
$R_{\text{DS}(\text{ON})}$	Drain-Source On-Resistance	$V_{\text{GS}}= 10\text{V}, I_D= 20 \text{ A}$		4.0	5.5	mΩ	
		$V_{\text{GS}}= 4.5\text{V}, I_D= 15 \text{ A}$		6.0	6.8		
Source-Drain Diode							
V_{SD}	Diode Forward Voltage	$I_S= 40 \text{ A}, V_{\text{GS}}=0\text{V}$		0.7	1.3	V	
Dynamic Parameters							
Q_g	Total Gate Charge	$V_{\text{DS}}= 15\text{V}$ $V_{\text{GS}}= 10\text{V}$ $I_D= 49 \text{ A}$		23		nC	
Q_{gs}	Gate-Source Charge			5			
Q_{gd}	Gate-Drain Charge			3			
C_{iss}	Input Capacitance	$V_{\text{DS}}= 10\text{V}$ $V_{\text{GS}}=0\text{V}$ $f=1\text{MHz}$		1356		pF	
C_{oss}	Output Capacitance			55			
C_{rss}	Reverse Transfer Capacitance			45			
$T_{\text{d(on)}}$	Turn-On Time	$V_{\text{DS}}= 15\text{V}$ $I_D= 40\text{A}$ $V_{\text{GEN}}=4.5\text{V}$ $R_G=1.8\Omega$		8		nS	
T_r				9			
$T_{\text{d(off)}}$	Turn-Off Time			32			
T_f				6			

Note: 1. Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

2. Static parameters are based on package level with recommended wire bonding

■ **TYPICAL CHARACTERISTICS (25°C Unless Note)**




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

■ **TYPICAL CHARACTERISTICS (continuous)**




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)





Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

■ TO-252 Outline Package Dimension

Dimensions are shown in millimeters (inches)



单击下面可查看定价，库存，交付和生命周期等信息

[>>JSMSEMI\(杰盛微\)](#)