

### **■** DESCRIPTION

The RSS090P03 is the P-Channel logic enhancement mode power field effect transistor is produced using high cell density advanced trench technology..

This high density process is especially tailored to minimize on-state resistance.

This device is suitable for use as a load switch or in PWM and gate charge for most of the synchronous buck converter applications


### **■** FEATURE

- -30V/-13A,  $R_{DS(ON)} = 9 \, m\Omega \, (typ.) @V_{GS} = -10V$
- -30V/-7.0A,  $R_{DS(ON)}$ <14.5m $\Omega$  (typ.)@ $V_{GS}$ =-4.5V
- ◆ Super high design for extremely low R<sub>DS(ON)</sub>
- Exceptional on-resistance and Maximum DC current capability
- Full RoHS compliance
- ♦ SOP8 package design


#### ■ APPLICATIONS

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/GA
- ♦ Newworking DC-DC Power System
- Load Switch
- ◆ Power Management in Note Book









# ■ ABSOLUTE MAXIMUM RATINGS ( $T_A = 25 \, \text{°C}$ Unless otherwise noted)

$V_{DSS}$	Drain-Source Voltage		-30	V	
$V_{GSS}$	Gate-Source Voltage		±20	V	
I <sub>D</sub>	Continuous Drain Current (T <sub>A</sub> =25℃)	V <sub>GS</sub> =10V	-13	Α	
	Continuous Drain Current (T <sub>A</sub> =70°C)	V <sub>GS</sub> -10V	-9.5	Α	
I <sub>DM</sub>	Pulsed Drain Current		-40	Α	
$I_S$	Continuous Source Current (Diode Conduction)		-2.0	Α	
P <sub>D</sub>	Power Dissipation	T <sub>A</sub> =25℃	2.0	W	
		T <sub>A</sub> =70℃	1.5		
$T_J$	Operation Junction Temperature		150	${\mathbb C}$	
T <sub>STG</sub>	Storage Temperature Range		-55~+150	${\mathbb C}$	
$R_{\theta JA}$	Thermal Resistance Junction to Ambient		85	°C/W	

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress rating only and functional device operation is not implied



# ■ ELECTRICAL CHARACTERISTICS( $T_A$ =25 $\mathcal C$ Unless otherwise noted)


Static Parameters									
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA -30				V			
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=-250uA$	-1.0	-1.4	-2.0	V			
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±25V			±100	nA			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0			-1	uA			
		$V_{DS}$ =-30V, $V_{GS}$ =0 $T_J$ =55 $^{\circ}$ C			-5				
R <sub>DS(ON)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =-10V, I <sub>D</sub> =-10A		9	13	mΩ			
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-7.0A		14.5	17				
Source-Drain Diode									
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =-2.3A, V <sub>GS</sub> =0V		-0.75	-1.0	V			
Dynamic Parameters									
$Q_g$	Total Gate Charge	V <sub>DS</sub> =-15V		30	42				
$Q_gs$	Gate-Source Charge	V <sub>GS</sub> =-4.5V		10	14	nC			
$Q_gd$	Gate-Drain Charge	I <sub>D</sub> =-10A		10.4	14.6				
$C_{iss}$	Input Capacitance	V <sub>DS</sub> =-15V		2050	2730				
$C_{oss}$	Output Capacitance	V <sub>GS</sub> =0V		506	710	pF			
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1MHz		420	590				
$T_{d(on)}$	- Turn-On Time	V <sub>DS</sub> =-15V		9.3	19				
T <sub>r</sub>	Turron nine	I <sub>D</sub> =-10A		10.2	18	20			
$T_{d(off)}$	- Turn-Off Time	V <sub>GEN</sub> =-10V		117	232	nS			
$T_f$	Turr-Oil Tillie	$R_G=3.3\Omega$		24	46				

Note: 1. Pulse test: pulse width<=300uS, duty cycle<=2%

2.Static parameters are based on package level with recommended wire bonding





## ■ TYPICAL CHARACTERISTICS (25 °C Unless Note)





## ■ TYPICAL CHARACTERISTICS (continuous)








## **Package Information**

### SOP-8




S	SOP-8					
- <u>S</u> BOL	MILLIMETERS		INCHES			
6	MIN.	MAX.	MIN.	MAX.		
Α	-	1.75		0.069		
A1	0.10	0.25	0.004	0.010		
A2	1.25		0.049	-		
b	0.31	0.51	0.012	0.020		
С	0.17	0.25	0.007	0.010		
D	4.80	5.00	0.189	0.197		
Е	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
е	1.27 BSC		0.050 BSC			
h	0.25	0.50	0.010	0.020		
L	0.40	1.27	0.016	0.050		
θ	0°	8°	0°	8°		

Note: 1. Follow JEDEC MS-012 AA.

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

## RECOMMENDED LAND PATTERN



## 单击下面可查看定价,库存,交付和生命周期等信息

>>JSMSEMI (杰盛微)