


M49470X01105KAN

Aliases (L1XN505105KB12)

KPS LDD Mil SMPS PRF49470, Ceramic, 1 uF, 10%, 50 VDC, BX, N/A



Click here for the 3D model.

Dimensions	
D	6.335mm +/-0.645mm
L	6.35mm MIN
Т	1.397mm MAX
S	2.54mm TYP
F	0.254mm +/-0.051mm
Α	3.048mm MAX
С	6.35mm +/-0.635mm
E	7.62mm MAX
G	1.4mm +/-0.25mm
LO	1.586mm MAX
LW	0.508mm +/-0.051mm

Packaging Specifications	
Packaging	Waffle, Box
Packaging Quantity	64

General Information	1	
Series	KPS LDD Mil SMPS PRF49470	
Style	Leaded Stacked Chip	
Description	Low ESR, High Current Stacked Ceramic Chips	
Features	Low ESR, High Current	
RoHS	No	
Prop 65	▲ WARNING: Cancer and reproductive harm - http://www.p65warnings.ca.gov.	
Termination	60/40 Solder Coated	
Lead	Wire Leads	
Failure Rate	N/A	
Testing and Reliability	Level B	
Qualifications	MIL-PRF-49470	
AEC-Q200	No	
Notes	Note: Number of chips in stack depends on design. Note: Lead alignment within pin rows shall be within ±.0.13 mm.	

Specifications	
Capacitance	1uF
Capacitance Tolerance	10%
Voltage DC	50 VDC
Dielectric Withstanding Voltage	125 VDC
Temperature Range	-55/+125°C
Temperature Coefficient	BX
Dissipation Factor	2.5%
Insulation Resistance	1GOhms

Statements of suitability for certain applications are based on our knowledge of typical operating conditions for such applications, but are not intended to constitute - and we specifically disclaim - any warranty concerning suitability for a specific customer application or use. This Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by us with reference to the use of our products is given gratis, and we assume no obligation or liability for the advice given or results obtained.

单击下面可查看定价,库存,交付和生命周期等信息

>>KEMET(基美)