
300mA,Ultra-low noise, Small Package Ultra-Fast CMOS LDO Regulator

General Description

The LP3981 is designed for portable RF and wireless applications demanding performance and space requirements. The LP3981 performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The LP3981 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LP3981 consumes less than 0.01µA in shutdown mode and has fast turn-on time less than 50µs. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. It is available in 5-lead of SOT23-5 packages.

LowPowerSemi 微源半導體

Order Information



Features

- Ultra-Low-Noise for RF Application
- 2V- 6.5V Input Voltage Range
- Low Dropout : 220mV @ 300mA
- ◆ 1.2V, 1.5V, 1.8V, 2.5V, 2.8V 3.0V and 3.3V Fixed
- 300mA Output Current, 550mA Peak Current
- High PSSR:-76dB at 1KHz
- < 0.01uA Standby Current When Shutdown</p>
- Available in SOT23-5 Package
- TTL-Logic-Controlled Shutdown Input
- Ultra-Fast Response in Line/Load transient
- Current Limiting and Thermal Shutdown Protection
- Quick start-up (typically 50uS)


Applications

- Portable Media Players/MP3 players
- ♦ Cellular and Smart mobile phone
- ♦ LCD

∻

- DSC Sensor
- ♦ Wireless Card

Typical Application Circuit



Marking Information

| Device | Marking | Package | Shipping |
|--------|---------|---------|----------|
| LP3981 | | SOT23-5 | 3K/REEL |




Functional Pin Description

| Package Type | Pin Configurations | | |
|--------------|--------------------|--|--|
| | Top View | | |
| | VIN 1 5 VOUT | | |
| SOT23-5 | GND 2 | | |
| | EN 3 4 NC | | |

Pin Description

| Pin | Name | Description |
|-----|------|---|
| 1 | VIN | Power Input Voltage |
| 2 | GND | Ground |
| 3 | EN | Chip Enable (Active High). Note that this pin is high impedance. There should be a pull low $100k\Omega$ resistor connected to GND when the control signal is floating. |
| 4 | NC | |
| 5 | VOUT | Output Voltage |

Function Diagram





Absolute Maximum Ratings


| \diamond | Supply Input Voltage | 6V |
|------------|--|----------------|
| \diamond | Power Dissipation, PD @ TA = 25°C SOT-25 | 400mW |
| \diamond | Package Thermal Resistance SOT-25, θJA | 250°C/W |
| \diamond | Lead Temperature (Soldering, 10 sec.) | 260°C |
| | Storage Temperature Range | −65°C to 150°C |
| \diamond | HBM (Human Body Mode) | 2kV |
| ∻ Re | MM(Machine-Mode) | 200V |
| \diamond | Supply Input Voltage | 2.5V to 5.5V |
| \diamond | EN Input Voltage | 0V to 5.5V |
| \diamond | Operation Junction Temperature Range | 40°C to 125°C |
| ∻ | Operation Ambient Temperature Range | −40°C to 85°C |


Electrical Characteristics


| Paran | neter | Symbol | Test Conditions | Min | Тур | Max | Units |
|---------------------------------|-----------------------|--|---|-----|------|-----|-------|
| Output Voltage Accuracy | | ΔV _{OUT} | I _{OUT} = 1mA | -2 | | +2 | % |
| Maximum output Current | | I _{max} | V _{EN} =V _{IN} ,V _{IN} >2.5V | | 300 | | mA |
| Curren | t Limit | ILIM 1 | $R_{LOAD} = 1\Omega$ | | 400 | | mA |
| Quiescen | t Current | la | V _{EN} ≥ 1.2V, I _{OUT} = 0mA | | 45 | 120 | μA |
| Dranaut | Valtaga | V | I _{OUT} = 200mA, V _{OUT} > 2.8V | | 170 | 200 | mV |
| Dropout | vollage | Vdrop | I _{OUT} = 300mA, V _{OUT} > 2.8V | | 220 | 300 | mV |
| Line Reg | gulation | ΔV_{LINE} | V _{IN} = (V _{OUT} + 1V) to 5.5V, I _{OUT} = 1mA | | | 0.3 | % |
| Load Regulation | | ΔV_{LOAD} | 1mA < IOUT < 300mA | | | 2 | % |
| Standby | Standby Current | | V _{EN} = GND, Shutdown | | 0.01 | 1 | μA |
| EN Input Bi | EN Input Bias Current | | V_{EN} = GND or V_{IN} | | 0.01 | 100 | nA |
| EN | Logic-Low Voltage | V_{II} V _{IN} =3V to 5.5V. Shutdown | | | | 0.4 | V |
| Threshold | Logic-High Voltage | VIH | V _{IN} =3V to 5.5V, Start-Up | 1.2 | | | V |
| Output Noise Voltage | | | 10Hz to 100kHz, I_{OUT} =200mA C _{OUT} =1µF | | 100 | | uVRMS |
| Power Suppl | y f=100Hz | | Cout=1µF, lout=50mA | | -76 | | dB |
| Rejection Rat | te f=10kHz | PSRR | | | -73 | | dB |
| Thermal Shutdown Temperature | | T _{SD} | | | 150 | | °C |





Typical Operating Characteristics













EN Pin Shutdown Response



Dropout Voltage vs. Load Current





Applications Information

Like any low-dropout regulator, the external capacitors used with the LP3981 must be carefully selected for regulator stability and performance. Using a capacitor whose value is > 1µF on the LP3981 input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LP3981 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least 1µF with ESR is > $25m\Omega$ on the LP3981 output ensures stability. The LP3981 still works well with output capacitor of other types due to the wide stable ESR range. Figure 1 shows the curves of allowable ESR range as a function of load current for various output capacitor values. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of the LP3981 and returned to a clean analog ground.

Start-up Function Enable Function

The LP3981 features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.2 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For to protecting the system, the LP3981 have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to VIN to keep the LDO regulator in a continuously on state.

Thermal Considerations

Thermal protection limits power dissipation in LP3981. When the operation junction temperature exceeds 150°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turns on again after the junction temperature cools by 25°C. For continue operation, do not exceed absolute maximum operation junction temperature 125°C.

The power dissipation definition in device is :

$PD = (VIN-VOUT) \times IOUT + VIN \times IQ$


The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient.

The maximum power dissipation can be calculated by following formula :

$$PD(MAX) = (TJ(MAX) - TA)/\theta JA$$



Packaging Information



| Symbol | Dimensions | n Millimeters | Dimensions In Inches | | |
|--------|------------|---------------|----------------------|-------|--|
| Symbol | Min | Max | Min | Мах | |
| А | 0.889 | 1.295 | 0.035 | 0.051 | |
| A1 | 0.000 | 0.152 | 0.000 | 0.006 | |
| В | 1.397 | 1.803 | 0.055 | 0.071 | |
| b | 0.356 | 0.559 | 0.014 | 0.022 | |
| С | 2.591 | 2.997 | 0.102 | 0.118 | |
| D | 2.692 | 3.099 | 0.106 | 0.122 | |
| е | 0.838 | 1.041 | 0.033 | 0.041 | |
| Н | 0.080 | 0.254 | 0.003 | 0.010 | |
| L | 0.300 | 0.610 | 0.012 | 0.024 | |

SOT- 25 Surface Mount Package

单击下面可查看定价,库存,交付和生命周期等信息

>>LOW POWER(微源半导体)