

LP4069H 36V/800mA Standalone Single-Cell Linear Charger

Features

- Easy-to-use standalone single-cell charger
- High input voltage linear charger
 - Support up to 7V input voltage with 36V absolute maximum input rating
 - Maximum BAT withstand voltage up to 14V
 - Programmable up to 800mA fast charge current
 - Trickle current 10% of fast charge current
 - Termination current 10% of fast charge current
- High integration
 - Integrated reverse blocking MOSFET
 - Built-in charge current sensing
 - Internal loop compensation
 - Integrated charge status indication
- Support full charge cycle of trickle current mode, constant current (CC) mode, constant voltage (CV) mode, charge termination and automatic recharge
- BAT leakage current 30nA typical
- Protection features
 - Input under-voltage lockout (UVLO)
 - Over-voltage protection (OVP)
 - Battery reverse connection protection
 - Thermal regulation foldback
- RoHS Compliant and 100% Lead (Pb)-Free
- Package: DFN-8(2mm x 2mm)/SOT23-6

Applications

- Wireless Speaker
- Cordless Power Tools
- Gaming Devices
- Portable Media Players
- Handheld Battery-Powered Devices
- Charging Docks and Cradles
- Power Bank
- E-Cigarettes

General Description


The LP4069H device is a highly advanced linear charger for single cell Li-Ion and Li-Polymer batteries. The device is ideally suited for portable applications due to the small DFN-8 package and low number of external components required.

The device employs a full charge algorithm with trickle current, constant current (CC), constant voltage (CV) modes, charge termination and automatic recharge. The device supports charge current up to 800mA, programmed by an external resistor. The device can withstand an input voltage up to 36V, which can protect the charger from the accidental insertion of high voltage and hot plug-in. The device can withstand a BAT voltage up to 14V, which is suited for power battery applications. Without an input supply, the battery reverse current is only 30nA typical.

The device provides various safety features for battery charging, including input under voltage lockout (UVLO), input over-voltage protection (OVP), battery reverse connection protection, and thermal regulation foldback protection that is implemented by reducing the charge current while the junction temperature reaches 140°C. The LP4069H is available in a DFN-8 (2mmx2mm)

SOT23-6 package. /SOT23-6 package.

Order Information








Device Information

Part Number	Top Marking	Battery Voltage	Moisture Sensitivity Level	Package	Shipping
LP4069HQVF	LP4069 HYWX	4.20V	MSL3	DFN-8	4K/REEL
LP4069HB6F	LP4069 HYWX	4.20V	MSL3	SOT23-6	3K/REEL
Marking indication: Y: Production year. W	/: Production week. 2	X: Series number.		0	5


Typical Application Circuit







Pin Diagram



Pin Description

Nama Pac		ckage	Description
Name	DFN-8	SOT23-6	Description
			Positive Supply Voltage Input. Place a 4.7 Ω resistor and a 1-10 μ F ceramic
IN	1	4	capacitor in series from IN to GND and place the capacitor as close as
			possible to IC.
			Open-Drain Status Output. When the device is in charging state, the FULL
FULL	2	5	pin is pulled high by an external pull-up resistor. When the charge cycle is
			completed, the pin is pulled low by an internal NMOS.
			Open-Drain Charge Status Output. When the device is in charging state, the
CHRG	CHRG 3 1		CHRG pin is pulled low by an internal NMOS. When the charge cycle is
CIRC	3		completed, the internal NMOS turned-off, the pin could be pulled high by an
			external pull-up resistor.
EN	4		Charge Enable Input. Low active.
GND	5	2	GND. Connect to the system ground.
NC	6	-	No Connection.
	7	0	Fast Charge Current Program Pin. Connect this pin with an external resistor
ISET 7 6		Ö	R _{ISET} to GND to program the fast charge current.
BAT	8	3	Battery Pin. Connect to the battery, A 1-10µF capacitor is needed typically.
	0		Ground reference for the device that is also the thermal pad used to conduct
PAD	PAD 9 -		heat from the device.





Absolute Maximum Ratings (1)

•	IN to GND0.3V to 36V
•	CHRG, FULL to GND
•	BAT to GND
•	EN, ISET to GND0.3V to 6.5V
•	Maximum Junction Temperature (T _J) 150°C
•	Storage Temperature
•	Maximum Soldering Temperature (at leads, 10 sec) 260°C

Note: (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Susceptibility

HBM (Human Body Model)		2kV
MM (Machine Model)		200V
Recommended Operating Conditions		
Input Voltage	 	4.5V to 6V

•	Maximum Charge Current	800mA
•	Operating Junction Temperature Range (T _J)	
•	Operating Ambient Temperature Range (T _A)	20°C to 85°C





Electrical Characteristics

(The specifications are at $T_A=25^{\circ}$ C, $V_{IN} = 5$ V, unless otherwise noted.)

Symbol	Parameter	Condition	Min	Тур	Max	Units
INPUT VOL	TAGE AND CURRENT					
V _{IN}	Input Voltage Range		4.5	5	6	V
Standby	Input Standby Current	Standby mode (Charge terminated) V _{EN} =0V		190	9	μA
I _{Shutdown}	Input Shutdown Current	V _{EN} =5V		27		μA
V _{UVLO}	Under Voltage Lockout of V _{IN}	V _{IN} Rising	3.3	3.5	3.7	V
$V_{\text{UVLO}_\text{HYS}}$	V _{UVLO} Hysteresis	V _{IN} Falling		200		mV
V _{OVP}	Over-Voltage Protection Threshold Voltage	V _{IN} Rising	6.7	7	7.3	V
$V_{\text{OVP}_\text{HYS}}$	OVP Hysteresis	V _{IN} Falling		300		mV
BAT LEAKA	GE CURRENT					
I _{BAT_Leakage}	Battery Leakage Current	LP4069HQVF V _{IN} floating, V _{BAT} =4.2V		0.03		μA
BATTTERY						
V _{FLOAT}	Regulated Output Voltage	LP4069HQVF	4.179	4.2	4.24	V
		R _{ISET} =3.4kΩ, Constant Current Mode	450	500	550	mA
lcc	Fast Charge Current	R _{ISET} =17kΩ, Constant Current Mode	90	100	110	mA
I _{TERM}	Termination Current Threshold	R _{ISET} =3.4kΩ, Constant Voltage Mode		10%		Icc
I _{trikl}	Trickle Charge Current	V_{BAT} V $_{TRIKL}$, R_{ISET} = 3.4 k Ω		10%		I _{CC}
V _{TRIKL}	Trickle Charge Threshold Voltage	LP4069HQVF V _{BAT} Rising	2.75	2.9	3.05	V
VTRHYS	Trickle Charge Hysteresis Voltage	LP4069HQVF V _{BAT} Falling		200		mV
ΔV _{RECHRG}	Battery Recharge Voltage Difference Threshold (V _{FLOAT} -V _{RECHRG})	LP4069HQVF V _{BAT} Falling	100	150	200	mV



LP4069H

V _{Headroom}	V _{IN} -V _{BAT} threshold Voltage	V _{BAT} =3.7V, V _{IN} Rising 80		115	150	mV	
V _{Headroom_HYS}	V _{IN} -V _{BAT} threshold Voltage Hysteresis	V _{BAT} =3.7V, V _{IN} Falling		60		mV	
T _{J_LIMIT}	Junction Temperature Limit	Thermal Foldback Protection State		140		°C	
R _{DS}	IN-BAT MOSFET on-resistance	Charge Current=500mA		75 <mark>0</mark>		mΩ	
ISET/CHARG	ISET/CHARG/FULL PINs						
$V_{\text{ISET}_{CC}}$		Constant Current Mode		1		V	
V _{ISET_TR}	ISET Pin Voltage	Trickle Current Mode		0.1		V	
Vstat	STAT Pin Output Low Voltage	I _{STAT} =5mA			0.5	V	
I _{STAT}	CHRG/FULL Pin Sink Current				5	mA	
EN PIN (LP40	069HQVF)						
$V_{\text{EN}_{ON}}$	EN Logic-Low Voltage Threshold	EN Falling			0.4	V	
V_{EN_OFF}	EN Logic-High Voltage Threshold	EN Rising	1.4			V	
I _{EN}	EN pin leakage current	V _{EN} =5V or V _{EN} =0V	-1		1	μA	





Typical Characteristics





Figure 5. Regulated Output Voltage (VFLOAT) vs Ambient Temperature





Functional Block Diagram








Detailed Description

Overview

The LP4069H device is a highly advanced linear charger with up to 800mA maximum charge current for single cell Li-Ion and Li-Polymer batteries. The device

charges the battery with full charge cycle: trickle current mode, constant current mode (CC), constant voltage mode (CV), charge termination and recharge. The typical charge profile can be showed as below figure.



When the battery voltage is lower than Trickle Charge Threshold Voltage (V_{TRIKL} , 2.9V typical), the device charges in the trickle current mode, the charge current will be set to Trickle Charge Current (I_{TRIKL}), which is approximately 10% of the ISET programmed Fast Charge Current (I_{CC}) to bring the battery voltage up to a safe level for full current charging. When the battery voltage rises to V_{TRIKL} , the device enters the constant current mode, where the charge current is 100%I_{CC}. When the battery voltage approaches the Regulated Output Voltage (V_{FLOAT}), the device goes to constant voltage mode, the charge current starts to decrease. When the charge current is lower than the Termination Current threshold (I_{TERM}), which is 10%I_{CC}, the device will terminate the charging.

The device will automatically recharge the battery while the battery voltage drops ΔV_{RECHRG} (150mV, typical) from the Regulated Output Voltage (V_{FLOAT}).

ISET Programming Fast Charge Current

The Fast Charge Current (I_{CC}) is set by a resistor (R_{ISET}) connecting from the ISET pin to GND. The relationship between I_{CC} and the programming resistance is established by the following formula:

$$I_{CC} = \frac{V_{ISET} \times 1700}{R_{ISET}}$$

where VISET=1V typical.

Charge Termination and Automatic Recharge

A charge cycle will be terminated when the charge current falls to I_{TERM} (10%I_{CC}, typical), as the battery voltage reached V_{FLOAT}. The function is implemented by monitoring the ISET pin voltage and comparing to a 100mV threshold voltage. When the ISET pin voltage falls below 100mV for longer than 1ms typically, the charging will be terminated.

Once the charge cycle is terminated, the LP4069H continuously monitors the voltage on the BAT pin by a

Page 9 of 17



comparator. A new charge cycle starts when the battery voltage drops by a voltage difference ΔV_{RECHRG} (150mV, typical) from V_{FLOAT}, which means the battery level drops to approximately 80% to 90% capacity. This ensures that the battery always keeps at or near a fully charged condition.

Undervoltage Lockout (UVLO) and Minimum Headroom Voltage

An internal UVLO circuit monitors the input voltage and keeps the device in Shutdown mode until the input supply rises above the UVLO threshold. The UVLO circuitry has a built-in hysteresis of 200 mV. The UVLO circuit always be active.

Again, the input supply must be V_{Headroom} (115mV, typical) higher than the battery voltage before the LP4069H become operational. Whenever the input supply is below the UVLO threshold or lower than a voltage of V_{Headroom} above the VBAT pin, the LP4069H is in shutdown mode. During both conditions, the battery leakage current is only 30nA typical.

Enable Function

The LP4069H features an enable/disable function. An input "Low" signal or floating connection on EN pin will enable the device. To ensure the device be active, the EN low voltage level must be lower than 0.4V. The device will enter the shutdown mode when the voltage on the EN pin is higher than 1.4V. If the enable function is not needed in a specific application, the EN pin could be shorted to GND or floating to keep the device continuously active.

Charge Status Indicator (CHRG & FULL)

When the input voltage is above the V_{UVLO} and above the voltage of $V_{BAT}+V_{Headroom}$, but lower than V_{OVP} (V_{IN} < V_{OVP}), CHRG pin and FULL pin have two different states: strong pull-down (~5mA) and high impedance. The strong pull-down state of CHRG implemented by an internal NMOS indicates that the LP4069H is in a charge cycle. After the charge current decreased to I_{TERM} in CV mode and then charging terminated, the CHRG pin will become high impedance, the FULL pin will become pull-down state.

Function	CHRG	FULL
Charging	Low	Hi-Z
Charge Terminated	Hi-Z	Low

Thermal Regulation Foldback

An internal thermal regulation foldback loop reduces charge current if the junction temperature reaches a preset value of approximately 140°C to prevent further temperature rise. This function protects the device from excessive temperature and allows the user to get the limits of the power handling capability of a given circuit board without risk of damaging the device. The charge current can be set according to typical ambient temperature with the assurance that the charger will automatically reduce the current in worst-case conditions.

Charge termination function won't be active when thermal foldback regulation protection happening.





Application Information

Thermal Consideration

Due to the low efficiency of linear charging, the most important factors are thermal design and cost, which are a direct function of the input voltage, output charge current and thermal impedance between the battery charger and the ambient cooling air.

The power dissipation can be calculated approximately:

$$P_{\rm D} = (V_{\rm IN} - V_{\rm BAT}) \times I_{\rm BAT}$$

Where PD is the power dissipation, V_{IN} is the input supply voltage, V_{BAT} is the battery voltage and I_{BAT} is the charge current.

The worst-case situation is when the device has transitioned from the trickle current mode to the constant current mode. In this situation, the battery charger has to dissipate the maximum power.

In this case, with a 5V input voltage source, 800mA fast charge current, the max power dissipation could be:

 $P_{Dmax} = (5V - 2.9V) \times 0.8A = 1.68W$

This power dissipation with the battery charger in the DFN-8 package may cause thermal regulation foldback to reduce the charge current. Then a trade-off must be made between the charge current, cost and thermal requirements of the charger.

External Capacitors

In order to maintain good stability in the whole charge cycle, a capacitance of $1-10\mu$ F is recommended to bypass the BAT pin to GND. In addition, the battery and interconnections appear inductive at high frequencies. These elements are in the control feedback loop during constant voltage mode. Therefore, the bypass capacitance may be necessary to compensate for the inductive nature of thew battery pack.

ISET Resistor

In order to assure the accuracy of the charge current, better than 1% precision resistance is recommended.


Layout Consideration

For optimum voltage regulation, place the battery pack as close as possible to the device's BAT and GND pins. This is recommended to minimize voltage drops along the high current-carrying PCB traces. If the PCB layout is used as a heat sink, adding many vias in the heat sink pad can help conduct more heat to the PCB backplane, thus reducing the maximum junction temperature. It is also recommended to place the capacitor C_{IN} and C_{OUT} as close as possible to the corresponding pins and the GND pin.






Packaging Information












Recommended Land Pattern

SYMBOL	MILLIMETER			
STIVIDUL	MIN	NOM	MAX	
A	0.889	1.100	1.295	
A1	0.000	0.050	0.152	
В	1.397	1.600	1.803	
b	0.28	0.35	0.559	
С	2.591	2.800	3.000	
D	2.692	2.920	3.120	
е	0.95BSC			
Н	0.080	0.152	0.254	
L	0.300	0.450	0.610	






Tape and Reel Information




		Ś	•
SYMBOL	Dimens	ion <mark>s</mark> In Mil	limeters
STIVIDUL	MIN	NOM	MAX
ΦA	176.00	180.00	184.00
W2	10.00	12.00	14.00

TAPE DIMENSIONS



SYMBOL	Dimensions In Millimeters			
STIVIDOL	MIN	NOM	MAX	
А	2.00	2.15	2.30	
В	2.00	2.15	2.30	
P0	3.90	4.00	4.10	
Р	3.90	4.00	4.10	
D0	1.40	1.50	1.60	
W	7.90	8.00	8.30	
С	0.80	1.00	1.20	

PIN1 AND TAPE FEEDING DIRECTION



DFN-8






SOT23-6


С

REEL DIMENSIONS




SYMBOL	Dimens	<mark>ions In M</mark> ill	limeters
STIVIDUL	MIN	NOM	MAX
ΦA	176.00	180.00	184.00
W2	10.00	12 .00	14.00
			•

TAPE DIMENSIONS



SYMBOL	Dimensions In Millimeters			
	MIN	NOM	MAX	
Α	3.00	3.20	3.40	
В	3.06	3.26	3.46	
P0	3.90	4.00	4.10	
Р	3.90	4.00	4.10	
D0	1.35	1.50	1.55	
W	7.70	8.00	8.30	
С	1.20	1.40	1.60	

PIN1 AND TAPE FEEDING DIRECTION





Classification of IR Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
Preheat/Soak				
Temperature Min(T _{SMIN})	100°C	150°C		
Temperature Max(T _{SMAX})	150°C	200°C		
Time(T _S) from (T _{SMIN} to T _{SMAX})	60~120 seconds	60~1 <mark>2</mark> 0 seconds		
Ramp-up rate (T∟ to T⊵)	3°C/second max	3°C/second max		
Liquidous temperature(T _L)	183°C	217°C		
Time(t _L) maintained above T_L	60~150 seconds	60~150 seconds		
Peak package body temperature (T _P)	For users TP must not exceed the	For users T _P must not exceed the		
	Classification temp in Table 1.	Classification temp in Table 2.		
	For suppliers T _P must equal or exceed	For suppliers T_P must equal or exceed		
	the Classification temp in Table 1.	the Classification temp in Table 2.		
Time(t_P)* within 5°C of the specified		30* seconds		
classification temperature(T _c), see Figure1	20* seconds			
Ramp-down rate (T _P to T _L)	6°C/second max	6°C/second max		
Time 25°C to peak temperature	6 minutes max	8minutes max		
* Tolerance for peak profile temperature (T _P) is defined as a supplier minimum and a user maximum.				

Table 1Sn-Pb Eutectic Process - Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³
Thickness	<350	≥350
<2.5mm	235°C	220°C
≥2. <mark>5mm</mark>	220°C	220°C

Table 2 Pb-Free Process - Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	<350	350~2000	≥350
<1.6mm	260°C	260°C	260°C
1.6mm~2.5mm	260°C	250°C	245℃
>2.5mm	250°C	245℃	245°C



LP4069H




Figure1Classification Profile (Not to scale)

Products conform to "JEDEC J-STD-020C" standards;

Products shipped conform to "Rohs" standards;

Moisture Sensitivity Level: MSL3 (CONDITION: $\leq 30 \,^{\circ}C/60\%$ RH, Time control:168 hours);

单击下面可查看定价,库存,交付和生命周期等信息

>>LOW POWER(微源半导体)