


# 600mA,Ultra-low noise, Small Package Ultra-Fast CMOS LDO Regulator

#### **General Description**

The LP3983H is designed for portable RF and wireless applications with demanding performance and space requirements. The LP3983H performance is optimized for battery-powered systems to deliver ultra low noise and low guiescent current. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The LP3983H also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LP3983H consumes less than 0.01µA in shutdown mode and has fast turn-on time less than 50µs. The other features include ultra low dropout voltage, high feedback accuracy, current limiting protection, and high ripple rejection ratio. It is available in the 5-lead of SOT23-5 and SOT89-5 packages.

#### **Order Information**




#### **Features**

- Ultra-Low-Noise for RF Application
- ◆ 2.2V- 6V Input Voltage Range
- ◆ Low Dropout: 420mV @ 600mA
- ◆ 600mA Output Current, 750mA Peak Current
- ♦ High PSRR: -70dB at 217Hz
- ◆ < 0.01uA Standby Current When Shutdown
- Ultra-Fast Response in Line/Load transient
- Current Limiting and Thermal Shutdown Protection

#### **Applications**

- ♦ Portable Media Players/MP3 players
- Cellular and Smart mobile phone
- ♦ LCD/ DSC Sensor
- ♦ Wireless Card

## **Typical Application Circuit**




#### **Marking Information**

Device	Marking	Package	Shipping		
LP3983HAB5F	LPS	SOT23-5	3K/REEL		
LP3983HAB5F	1FYWX	50123-5			
	LPS				
LP3983HAX5F	3983X	SOT89-5	1K/REEL		
	YWX				

Marking indication:

Y:Year code .W: W is week code. X: X is series number.

# **Functional Pin Description**




# **Pin Description**

Р	in 🖊	Name	Description		
SOT23-5	SOT89-5	Ivallie	Description		
1	1	VIN	Power Input Voltage.		
2	2	GND	Ground.		
3	5	EN	Chip Enable (Active High). There is an integrated pull low 1M $\Omega$ resistor connected to GND when the EN pin is floating.		
4	4	BP	Feedback pin. The reference voltage is 0.8V.		
5	3	VOUT	Output Voltage. $V_{out}=V_{FB} \times (1+R1/R2)$ , which $V_{FB}=0.8V$		

Email: m Downloaded From Oneyac.com

Jul.-2018

# **Function Diagram**



# **Absolute Maximum Ratings**

$\diamond$	Supply Input Voltage	0.3V to 6.5V
<b>\$</b>	EN Pin Voltage	
Р	EN Pin Voltage ower Dissipation, PD @ TA = 25°C	
<b>\$</b>	SOT23-5	500mW
<b></b>	SOT89-5	700mW
Pa	ackage Thermal Resistance	
<b>\$</b>	SOT23-5, θ <sub>JA</sub>	195°C/W
<b>\$</b>	SOT89-5, θ <sub>JA</sub>	165°C/W
$\diamond$	Lead Temperature (Soldering, 10 sec.)	260°C
$\diamondsuit$	Storage Temperature Range	−40°C to 150°C
E	SD Susceptibility	
<b></b>	HBM (Human Body Mode)	2kV
$\diamond$	MM(Machine-Mode)	200V
R	ecommended Operating Conditions	
<b>\$</b>	Supply Input Voltage	2.2V to 6V
<b>\$</b>	Operation Ambient Temperature Range	40°С to 85°С

# **Electrical Characteristics**

(VIN = VOUT + 1V, CIN = COUT =  $1\mu$ F, , TA =  $25^{\circ}$  C, unless otherwise specified)


Para	meter	Symbol	Test Conditions	Min	Тур	Max	Units
Output Loading Current		ILOAD	V <sub>EN</sub> =V <sub>IN</sub> ,V <sub>IN</sub> >2.5V		600		mA
Currei	nt Limit	I <sub>LIM</sub>	$R_{LOAD} = 1\Omega$		750		mA
_	le voltage ence	$V_{FB}$	I <sub>OUT</sub> =1mA	0.784	0.8	0.816	V
Quiescei	nt Current	$I_{Q}$	V <sub>EN</sub> ≥ 1.2V, I <sub>OUT</sub> = 0mA		75	130	μΑ
			I <sub>OUT</sub> = 200mA, V <sub>OUT</sub> >2.8V		140	160	mV
Dropout	t Voltage	$V_{DROP}$	I <sub>OUT</sub> = 400mA, V <sub>OUT</sub> >2.8V		280	320	mV
			I <sub>OUT</sub> = 600mA, V <sub>OUT</sub> >2.8V		420	480	
Line Re	Line Regulation		$V_{IN} = (V_{OUT} + 1V)$ to 5.5V, $I_{OUT} = 1mA$			0.2	%
Load Re	egulation P Semi	$\Delta V_{LOAD}$	1mA < IOUT < 300mA			2	%
Standby	Standby Current		V <sub>EN</sub> = GND, Shutdown	17.25	0.01	1	μΑ
EN Input B	EN Input Bias Current		V <sub>EN</sub> = 5V	干华	5	į	nA
EN	Logic-Low Voltage	V <sub>IL</sub>	V <sub>IN</sub> =3V to 5.5V, Shutdown			0.4	V
Threshold	Logic-High Voltage	V <sub>IH</sub>	V <sub>IN</sub> =3V to 5.5V, Start-Up	1.4		VIN+ 0.3	V
Output Noise Voltage			10Hz to 100kHz, I <sub>OUT</sub> =200mA C <sub>OUT</sub> =1μF		100		uVRMS
Power Suppl	y f = 217Hz	DODD	C <sub>OUT</sub> =1μF, I <sub>OUT</sub> =10mA		-70		dB
Rejection Ra	f = 1kHz	PSRR			-58		dB
	Shutdown erature	T <sub>SD</sub>			150		°C


Email: m Downloaded From Oneyac.com


Jul.-2018


Page 4 of 10

# **Typical Operating Characteristics**













Email: mail: Downloaded From Oneyac.com



# Load Transient Response ViN = 5V, VouT = 2.8V | Load = 1mA to 250mA | ViN = 5V, VouT = 2.8V | Load = 1mA to 250mA | Cin = CouT = 1uF | Deviation of the cout = 1 mA to 250mA | Time (500µs/Div)







Email: mail: Downloaded From Oneyac.com

#### **Applications Information**

Like any low-dropout regulator, the external capacitors used with the LP3983H must be carefully selected for regulator stability and performance. Using a capacitor whose value is > 1µF on the LP3983H input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. There is a special attention which is the input capacitance should not be less than output capacitance. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LP3983H is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least  $1\mu F$  with ESR is >  $25m\Omega$  on the LP3983H output ensures stability. The LP3983H still works well with output capacitor of other types due to the wide stable ESR range. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the V<sub>OUT</sub> pin of the LP3983H and returned to a clean analog ground.

#### **Enable Function**

The LP3983H features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.4 volts but not above Vin+0.3V. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For protecting the system, the LP3983H have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to  $V_{\rm IN}$  to keep the LDO regulator in a continuously on state.

#### Feedback Capacitor and Voltage

For adjustable version, connecting a 22pF between output pin and FB pin significantly reduces output voltage ripple, it is critical that the capacitor connection should be direct and PCB traces should be as short as possible. The output voltage of LDO could be set by the formula below:

$$V_{out}=V_{FB} \times (1+R1/R2)$$

which  $V_{FB} = 0.8V$ 

Vout(V)	R2(KΩ)	R1(KΩ)
1.2	51	25.5
1.5	51	44.6
1.8	51	63.8
2	47	70.5
2.5	47	99.9
2.8	47	117.5
3	33	90.8
3.3	33	103.1
3.5	33	111.4
4	33	132.0
4.2	33	140.3
4.5	33	152.6

Considering the practical application, we may add a small capacitor with R1 in parallel which could be 22pF or 47pF.

## **Preliminary Datasheet**

LP3983H

#### Thermal Considerations(for SOT23-5)

Thermal protection limits power dissipation in LP3983H. When the operation junction temperature exceeds 150°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turns on again after the junction temperature cools by 25°C. For continue operation, do not exceed absolute maximum operation junction temperature 150°C.

The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction and ambient.

The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$$

Where T<sub>J(MAX)</sub> is the maximum operation junction temperature 150°C, T<sub>A</sub> is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance. For recommended operating conditions specification of LP3983H, where

 $T_{J(MAX)}$  is the maximum junction temperature of the die (150°C) and T<sub>A</sub> is the maximum ambient temperature. The junction to ambient thermal resistance (θ<sub>JA</sub> is layout dependent) for SOT23-5 package is 195°C/W.

$$P_D = (150^{\circ}C - 25^{\circ}C) / 195 = 641 \text{mW (SOT23-5)}$$

The maximum power dissipation depends on operating ambient temperature for fixed T<sub>J(MAX)</sub> and thermal resistance  $\theta_{JA}$ . Considering the PCB thermal feather, the  $P_{D(MAX)}$  may be higher than 500mW.






LP3983H-04 Jul.-2018



# **Packaging Information**

#### SOT23-5




Comple el	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0.889	1.295	0.035	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.356	0.559	0.014	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	


SOT-23-5 Surface Mount Package

Jul.-2018



#### SOT89-5





Sumbal.	Dimensions i	n millimeters	Dimensions in inches		
Symbol	Min	Max	Min	Max	
Α	1.400	1.600	0.055	0.063	
b	0.320	0.520	0.013	0.020	
b1	0.360	0.560	0.014	0.022	
С	0.350	0.440	0.014	0.017	
D	4.400	4.600	0.173	0.181	
D1	1.400	1.800	0.055	0.071	
E	2.300	2.600	0.091	0.102	
E1	3.940	4.250	0.155	0.167	
е	1.500TYP		0.060TYP		
e1	2.900	3.100	0.114	0.122	
L	0.900	1.100	0.035	0.043	

Email: m Downloaded From Oneyac.com

单击下面可查看定价,库存,交付和生命周期等信息

>>LOW POWER(微源半导体)