


S-LN74095HC DT3WG

40V N-Channel Power MOSFET




1. FEATURES

- $R_{DS(on)} \leq 0.95 m\Omega @ V_{GS} = 10V$.
- Low thermal impedance.
- Fast switching speed.
- We declare that the material of product compliance with RoHS requirements and Halogen Free.
- S-prefix for automotive and other applications requiring unique site and control change requirements; AEC-Q101 qualified and PPAP capable.

2. APPLICATIONS

- Power Tools
- UPS
- Motor Control



3. DEVICE MARKING AND RESISTOR VALUES

Device	Marking	Shipping
S-LN74095HC DT3WG	LN74095HC	5000/Tape&Reel

4. MAXIMUM RATINGS

Parameter	Symbol	Limits	Unit
Drain-to-Source Voltage	V _{DS}	40	V
Gate-to-Source Voltage	V _{GS}	± 20	V
Continuous Drain Current(Note 1)	I _D	TA = 25°C	40
		TA = 100°C	25
Pulsed Drain Current(Note 2)	IDM	160	A
Continuous Drain Current	ID	TC = 25°C	200
		TC = 100°C	120
Pulsed Drain Current	IDM	800	A
Avalanche Current	I _{AS}	51	A
Avalanche energy(L=0.1mH)	E _{AS}	130	mJ
Power Dissipation(Note 1)	PD	TA = 25°C	3.3
		TA = 100°C	1.7
Power Dissipation	PD	TC = 25°C	100
		TC = 100°C	50
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55~+175	°C

5. THERMAL CHARACTERISTICS

Parameter	Symbol	Max	Unit
Junction-to-Ambient(Note 1)	R _{θJA}	45	°C/W
Junction-to-Case	R _{θJC}	1.5	

Note:1.Surface mounted on "1.5in x 1.5in" FR4 board using 1*1 in pad, 2 oz Cu.

2.Pulse width limited by maximum junction temperature.

6. ELECTRICAL CHARACTERISTICS(T_J=25°C unless otherwise specified)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Static					
Drain to Source Breakdown Voltage (V _{GS} = 0 V, I _D = 250 μA)	BVDSS	40	-	-	V
Gate-Source Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μA)	V _{GS(th)}	2.1	2.5	3.1	V
Gate-Body Leakage (V _{DS} = 0 V, V _{GS} = ±20 V)	I _{GSS}	-	-	±100	nA
Zero Gate Voltage Drain Current (V _{DS} = 40 V, V _{GS} = 0 V)	I _{DSS}	-	-	1	μA
Drain-Source On-Resistance(Note 3) (V _{GS} = 10 V, I _D = 30 A) (V _{GS} = 7 V, I _D = 30 A)	R _{DS(on)}	-	0.85	0.95	mΩ
Dynamic					
Input Capacitance	C _{iss} (V _{DS} = 20 V, V _{GS} = 0 V, f = 100kHz)	C _{iss}	-	3612	pF
Output Capacitance		C _{oss}	-	1408	
Reverse Transfer Capacitance		C _{rss}	-	205	
Total Gate Charge	Q _g (V _{DS} = 20 V, V _{GS} = 10 V, I _D = 30 A)	Q _g	-	69	nC
Gate-Source Charge		Q _{gs}	-	17.2	
Gate-Drain Charge		Q _{gd}	-	23	
Turn-On Delay Time	(V _{DS} = 20 V, I _D = 30 A, V _{GS} = 10 V, R _G = 6 Ω)	t _{d(on)}	-	28	ns
Rise Time		t _r	-	37	
Turn-Off Delay Time		t _{d(off)}	-	64	
Fall Time		t _f	-	45	
Gate Resistance (V _{DS} = 0 V, V _{GS} = 0 V, f = 1.0MHz)	R _g	-	1	-	Ω
Diode characteristics					
Diode Continuous Current TC =25° C	I _S	-	-	100	A
Diode Plused Current TC =25° C	I _{SM}	-	-	400	A
Diode Forward Voltage (I _S = 20 A, V _{GS} = 0 V)	V _{SD}	-	0.75	1.3	V
Reverse Recovery Time (V _R =20V, I _F =20A, dI _F /dt=100A/us)	t _{rr}	-	96	-	ns
Reverse Recovery Charge (V _R =20V, I _F =20A, dI _F /dt=100A/us)	Q _{rr}	-	144	-	nC
Reverse Recovery Current (V _R =20V, I _F =20A, dI _F /dt=100A/us)	I _{RRM}	-	3.05	-	A

3.Pulse test: PW ≤ 300us duty cycle ≤ 2%.

7. ELECTRICAL CHARACTERISTICS CURVES




Figure 1. I_D vs. V_{DS}




Figure 2. I_D vs. V_{GS}




Figure 3. I_S vs. V_{SD}




Figure 4. $R_{DS(on)}$ vs. I_D

7. ELECTRICAL CHARACTERISTICS CURVES(Con.)




Figure 5. RDS(on) vs. VGS




Figure 6. RDS(on) vs. Tj




Figure 7. VGStH vs. Tj








Figure 8. Capacitance

7. ELECTRICAL CHARACTERISTICS CURVES(Con.)



7. ELECTRICAL CHARACTERISTICS CURVES(Con.)






Figure 13. Thermal Response

8. OUTLINE AND DIMENSIONS

CDFN5060-8H(T1.00)




TOP VIEW



BOTTOM VIEW

CDFN5060-8H			
DIM	MIN	NOR	MAX
A	0.90	1.00	1.10
A1	0.00	0.02	0.05
E	6.00	6.15	6.30
E1	5.66	5.76	5.86
E2	3.40	3.50	3.60
D	4.95	5.10	5.25
D1	4.80	4.90	5.00
D2	3.76	3.86	3.96
b	0.30	0.35	0.40
B	0.36	0.41	0.46
L	0.56	0.66	0.76
M	0.56	0.66	0.76
e	1.27BSC		
c	0.254REF.		
θ	0°	-	12°




SIDE VIEW

GENERAL NOTES

1. Top package surface finish Ra Max0.4um
2. Bottom package surface finish Ra Max0.4um
3. Side package surface finish Ra Max0.4um
4. Protrusion or Gate Burrs shall not exceed 0.05mm per side
5. Offcenter Max0.038mm; Mismatch Max 0.038mm.

9. SOLDERING FOOTPRINT



CDFN5060-8H	
DIM	(mm)
C	1.27
X	0.61
X1	3.81
X2	3.91
Y	1.27
Y1	1.27
Y2	0.77
Y3	4.52
Y4	6.61

DISCLAIMER

- Curve guarantee in the specification. The curve of test items with electric parameter is used as quality guarantee. The curve of test items without electric parameter is used as reference only.
- Before you use our Products for new Porject, you are requested to carefully read this document and fully understand its contents. LRC shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any LRC's Products against warning, caution or note contained in this document.
- All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using LRC's Products, please confirm the latest information with a LRC sales representative.

单击下面可查看定价，库存，交付和生命周期等信息

[>>LRC\(乐山无线电\)](#)