

LOW NOISE J-FET DUAL OPERATIONAL AMPLIFIERS

LR072


DESCRIPTION

The LR072 is a high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The device features high slew rates, low input bias and offset currents , and low offset voltage temperature coefficient.

FEATURES

- * Wide common-mode and differential voltage range
- * Low input bias and offset current
- * Low noise $e_n=15\text{nv}/\sqrt{\text{Hz}}(\text{typ})$
- * Output short-circuit protection
- * High input impedance J-FET input stage
- * Low harmonic distortion:0.01%(typ)
- * Internal frequency compensation




ORDERING INFORMATION

Device	Package
LR072D	DIP-8-300-2.54
LR072E	SOP-8-225-1.27

- * Latch up free operation
- * High slew rate:16V/ $\mu\text{s}(\text{typ})$

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage-note1	Vcc	±18	V
Input Voltage-note2	Vi	±15	V
Differential Input Voltage –note3	Vi(diff)	±30	V
Power Dissipation	Pd	680	mW
Output Short-Circuit Duration- note4		Infinite	
Operating Free-air Temperature	Topr	0 to +70	°C
Storage Temperature Range	Tstg	-65 to 150	°C

1. All voltage values,except differential voltage ,are with respect to zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between Vcc+ and Vcc-.
2. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts,whichever is less .
3. Differential voltages are the non-inverting input terminal with respect to the inverting input interminal.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS

(Vcc=±15V,Ta=+25°C,unless otherwise specified)

Characteristic	Symbol	Test Condition	Min	Typ.	Max	Unit
Input Offset Voltage(Rs=50Ω)	V _{IO}	Ta=+25°C Tmin≤Ta≤Tmax		3	10 13	mV
Input Offset Voltage drift	DV _{IO}			10		μF/°C
Input Offset Current (Note 1)	I _{IO}	Ta=+25°C Tmin≤Ta≤Tmax		5	100 10	pA nA
Input Bias Current (Note 1)	I _{BIAS}	Ta=+25°C Tmin≤Ta≤Tmax		20	200 20	pA nA
Large Signal Voltage Gain (R _L =2KΩ,V _O =±10V)	GV	Ta=+25°C Tmin≤Ta≤Tmax	25 15	200		V/mV
Supply Voltage Rejection Ratio (Rs=50Ω)	SVR	Ta=+25°C Tmin≤Ta≤Tmax	70 70	86		dB
Supply Current,no load, per amplifier	I _{CC}	Ta=+25°C Tmin<Ta<Tmax		1.4	2.5 2.5	mV
Input Common-mode Voltage Range	V _{I(R)}		±11	+15 -12		V
Common-mode rejection Ratio	CMRR	Ta=+25°C Tmin≤Ta≤Tmax	70 70	86		dB

(continued)

Output Shout-Circuit Current	I_{OS}	$T_a=+25^{\circ}\text{C}$ $T_{min}\leq T_a\leq T_{max}$	10 10	40 60	60 60	mA
Output Voltage Swing	$\pm V_{opp}$	$T_a=+25^{\circ}\text{C}$ $R_L=2\text{K}\Omega$ $R_L=10\text{K}\Omega$ $T_{min}\leq T_a\leq T_{max}$ $R_L=2\text{K}\Omega$ $R_L=10\text{K}\Omega$	10 12 10 12	12 13.5		V
Slew Rate	SR	$T_a=+25^{\circ}\text{C}$ $V_{in}=10\text{V}, R_L=2\text{K}\Omega,$ $C_L=100\text{pF}$, unity again	8	16		V/ μs
Rise Time	T_R	$T_a=+25^{\circ}\text{C}$ $V_{in}=20\text{mV}, R_L=2\text{K}\Omega,$ $C_L=100\text{pF}$, unity again		0.1		μs
Overshoot Factor	K_{OV}	$T_a=+25^{\circ}\text{C}$ $V_{in}=20\text{mV}, R_L=2\text{K}\Omega,$ $C_L=100\text{pF}$, unity again		10		%
Gain Bandwidth Product	GBP	$T_a=+25^{\circ}\text{C}$ $V_{in}=10\text{mV}, R_L=2\text{K}\Omega,$ $C_L=100\text{pF}$, $f=100\text{kHz}$	2.5	4		MHZ
Input Resistance	R_i			10^{12}		Ω
Total Harmonic Distortion	THD	$T_a=+25^{\circ}\text{C}$ $f=1\text{kHz}$, $R_L=2\text{K}\Omega,$ $C_L=100\text{pF}$, $A_v=20\text{dB}$, $V_o=2\text{V}_{pp}$		0.01		%
Equivalent Input Noise Voltage	E_N	$R_s=100\Omega, f=1\text{kHz}$		15		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
Phase Margin	Φ_M			45		degree
Channel Separation	V_{o1}/V_{o2}	$A_v=100$		120		dB


PARAMETER MEASUREMENT INFORMATION

Figure 1: Voltage follower





Figure 2: Gain-of-10 inverting amplifier


TYPICAL APPLICATIONS

100KHZ QUADRUPLE OSCILLATOR



PACKAGE DIMENSIONS


DIP-8-300-2.54 UNIT: mm



The diagram shows three views of the DIP-8-300-2.54 package: a top view with dimensions A, D, and e; a side view with dimensions E1, L, and θ1; and a front view with dimensions E, C1, C, A3, A2, and A1.

Symbol	Min	Nom	Max
A	1.52	-	1.82
A1	0.59	0.89	1.24
A2	0.38	0.46	0.54
A3	0.5	-	-
D	6.10	6.35	6.6
E	9.10	9.40	9.80
E1	7.62	-	8.25
e	2.54BSC		
C	3.0	-	-
C1	-	-	4.36
θ1	-	15°	-
L	0.2	0.25	0.3

SOP-8-225-1.27 UNIT: mm



The diagram shows three views of the SOP-8-225-1.27 package: a top view with dimensions 0.42, 6.0±0.2, and 1.27; a side view with dimensions 3.9±0.1 and 5.72; and a front view with dimensions 4.9±0.1 and 1.55±0.20.

单击下面可查看定价，库存，交付和生命周期等信息

[>>LRC\(乐山无线电\)](#)