

MMD60R300Q 600V 0.30Ω N-channel MOSFET


Description

MMD60R300Q is power MOSFET using Magnachip's advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of Low EMI to designers as well as low switching loss.

Key Parameters

Parameter	Value	Unit
V _{DS} @ T _{j, max}	650	V
R _{DS(on), max}	0.30	Ω
V _{TH, typ}	3	V
ID	13.8	А
Q _{g, typ}	25	nC

Package & Internal Circuit



Features

- Low Power Loss by High Speed Switching and Low On-Resistance
- Excellent ESD robustness
- 100% Avalanche Tested
- Green Package Pb Free Plating, Halogen Free
- Product validation acc. JEDEC Standard

Applications

- PFC Power Supply Stages
- Switching Applications
- Adapter

Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
MMD60R300QRH	60R300Q	-55 ~ 150°C	TO-252(2L)	Reel	Compliant



■ Absolute Maximum Rating (T_c=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – Source voltage	V _{DSS}	600	V	
Gate – Source voltage	V _{GSS}	±30	V	
Continuous durain cumpart(1)	1	13.8	А	T _C = 25°C
Continuous drain current ⁽¹⁾	l _D	8.7	А	T _C = 100°C
Pulsed drain current ⁽²⁾	I _{DM}	41.4	А	
Power dissipation	PD	83	W	
Single - pulse avalanche energy	E _{AS}	290	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness ⁽³⁾	dv/dt	15	V/ns	
Storage temperature	T _{stg}	-55 ~150	°C	
Maximum operating junction temperature	Tj	150	°C	

1) Id limited by maximum junction temperature

2) Pulse width t_P limited by $T_{j,max}$

3) IsD \leq ID, VDS peak \leq V(BR)DSS

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	R _{thjc}	1.51	°C/W
Thermal resistance, junction-ambient max	R _{thja}	62.5	°C/W



Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Drain – Source Breakdown voltage	$V_{(BR)DSS}$	600	-	-	V	V_{GS} = 0V, I _D = 0.25mA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	2	3	4	V	$V_{DS} = V_{GS}$, $I_D = 0.25 mA$
Zero Gate Voltage Drain Current	I _{DSS}	-	-	1	uA	V _{DS} = 600V, V _{GS} = 0V
Gate Leakage Current	I _{GSS}	-	-	100	nA	V_{GS} = ±30V, V_{DS} =0V
Drain-Source On State Resistance	R _{DS(ON)}	-	0.27	0.30	Ω	V _{GS} = 10V, I _D = 6.5A

■ Static Characteristics (T_c=25°C unless otherwise specified)

■ Dynamic Characteristics (T_c=25 °C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Input Capacitance	C _{iss}	-	941	-		V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz
Output Capacitance	Coss	-	927	-	۳E	
Reverse Transfer Capacitance	C _{rss}	-	42	-	pF	
Effective Output Capacitance Energy Related ⁽⁴⁾	C _{o(er)}	-	30	-		V _{DS} = 0V to 480V, V _{GS} = 0V, f = 1.0MHz
Turn On Delay Time	t _{d(on)}	-	20	-	ns	V _{GS} = 10V, R _G = 25Ω, V _{DS} = 300V, I _D = 13.8A
Rise Time	tr	-	43	-		
Turn Off Delay Time	$t_{d(off)}$	-	91	-		
Fall Time	t _f	-	42	-		
Total Gate Charge	Q_{g}	-	25	-		
Gate – Source Charge	Q _{gs}	-	7	-	nC	$V_{GS} = 10V, V_{DS} = 480V,$ $I_{D} = 13.8A$
Gate – Drain Charge	Q_{gd}	-	9	-		
Gate Resistance	R _G	-	7	-	Ω	V _{GS} = 0V, f = 1.0MHz

4) Co(er) is a capacitance that gives the same stored energy as Coss while VDs is rising from 0V to 80% V(BR)DSS




Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Continuous Diode Forward Current	I _{SD}	-	-	13.8	А	
Diode Forward Voltage	V_{SD}	-	-	1.4	V	$I_{SD} = 13.8A, V_{GS} = 0V$
Reverse Recovery Time	t _{rr}	-	364	-	ns	- I _{SD} = 13.8A di/dt = 100A/us - V _{DD} = 100V
Reverse Recovery Charge	Qrr	-	4.7	-	uC	
Reverse Recovery Current	I _{rrm}	-	26	-	А	


■ Reverse Diode Characteristics (T_c=25°C unless otherwise specified)




Characteristic Graph













Test Circuit




Fig15-1. Gate charge measurement circuit




Fig16-1. Diode reverse recovery test circuit




Fig17-1. Switching time test circuit for resistive load




Fig18-1. Unclamped inductive load test circuit




Fig15-2. Gate charge waveform






Fig16-2. Diode reverse recovery test waveform










Fig18-2. Unclamped inductive waveform

8




Physical Dimension





TO-252 (2L)



Symbol	Dimension (mm)						
Symbol	Min	Nom	Max				
E	6,35	-	6,73				
L	1.40	1,52	1,78				
L1		2.74 REF					
L2		0,508 BSC					
L3	0,89	-	1,27				
L4	-	-	1,02				
L5	-	-	1,52				
D	5,97	6,10	6,22				
Н	9.40	-	10,41				
b	0.64	-	0.89				
b2	0.76	-	1.14				
b3	4,95	5,46					
е		2,286 BSC					
Α	2,18	-	2,39				
A1	-	-	0,13				
с	0.46	-	0,61				
c2	0.46	-	0,89				
D1	5,21	-	-				
E1	4,32	-	-				
Θ	0°	10°					

Note : Package body size, length and width do not include mold flash, protrusions and gate burrs.



DISCLAIMER:

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. Magnachip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product. The Magnachip is registered trademark of Magnachip Semiconductor Ltd.

单击下面可查看定价,库存,交付和生命周期等信息

>>MAGNACHIP(美格纳)