MMF80R650QZ

800V 0.65Ω N-channel MOSFET

■ Description

MMF80R650QZ is power MOSFET using Magnachip's advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of Low EMI to designers as well as low switching loss.

■ Key Parameters

Parameter	Value	Unit
V_{DS} @ $T_{j,max}$	850	V
$R_{DS(on),max}$	0.65	Ω
$V_{GS(th),typ}$	3.5	V
I_D	8	A
$Q_{g,typ}$	18	nC

■ Package & Internal Circuit





RoHS Compliant
HALOGEN-FREE

■ Features

- Low Power Loss by High Speed Switching and Low On-Resistance
- Excellent ESD robustness
- 100% Avalanche Tested
- Green Package – Pb Free Plating, Halogen Free

■ Applications

- PFC Power Supply Stages
- Switching Applications
- Adapter

■ Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
MMF80R650QZTH	80R650QZ	-55 ~ 150 °C	TO-220F(3L)	Tube	Halogen Free

■ Absolute Maximum Rating (T_c=25 °C unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – Source voltage	V_{DSS}	800	V	
Gate – Source voltage	V_{GSS}	±30	V	
Continuous drain current(1)	I_D	8	A	T_C=25 °C
		5.05	A	T_C=100 °C
Pulsed drain current(2)	I_{DM}	24	A	
Power dissipation	P_D	29	W	
Single - pulse avalanche energy	E_{AS}	340	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness(3)	dv/dt	15	V/ns	
Storage temperature	T_{stg}	-55 ~150	°C	
Maximum operating junction temperature	T_j	150	°C	

1) I_D limited by maximum junction temperature
2) Pulse width t_P limited by $T_{j,max}$
3) $I_{SD} \leq I_D$, $V_{DS\ peak} \leq V_{(BR)DSS}$

■ Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	R_{thjc}	4.3	°C/W
Thermal resistance, junction-ambient max	R_{thja}	75	°C/W

■ Static Characteristics (T_c=25 °C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain – Source Breakdown voltage	$V_{(BR)DSS}$	800	-	-	V	V_{GS} = 0V, I_D = 0.25mA
Gate Threshold Voltage	$V_{GS(th)}$	2.5	3.5	4.5	V	V_{DS} = V_{GS}, I_D = 0.25mA
Zero Gate Voltage Drain Current	I_{DSS}	-	-	1	uA	V_{DS} = 800V, V_{GS} = 0V
Gate Leakage Current	I_{GSS}	-	-	10	uA	V_{GS} = ±20V, V_{DS} = 0V
Drain-Source On State Resistance	$R_{DS(ON)}$	-	0.56	0.65	Ω	V_{GS} = 10V, I_D = 5.1A

■ Dynamic Characteristics (T_c=25 °C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Capacitance	C_{iss}	-	615	-	pF	V_{DS} = 100V, V_{GS} = 0V, f = 400kHz
Output Capacitance	C_{oss}	-	28	-		
Reverse Transfer Capacitance	C_{rss}	-	1.1	-		
Effective Output Capacitance Energy Related (4)	$C_{o(er)}$	-	15	-		V_{DS} = 0V to 640V, V_{GS} = 0V, f = 400kHz
Turn On Delay Time	$t_{d(on)}$	-	19	-	ns	V_{GS} = 10V, R_G = 25Ω, V_{DS} = 400V, I_D = 8A
Rise Time	t_r	-	34	-		
Turn Off Delay Time	$t_{d(off)}$	-	121	-		
Fall Time	t_f	-	20	-		
Total Gate Charge	Q_g	-	18	-	nC	V_{GS} = 10V, V_{DS} = 640V, I_D = 8A
Gate – Source Charge	Q_{gs}	-	5.5	-		
Gate – Drain Charge	Q_{gd}	-	6.7	-		
Gate Resistance	R_G	-	28	-	Ω	V_{GS} = 0V, f = 1.0MHz

4) $C_{o(er)}$ is a capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$

■ Reverse Diode Characteristics (T_c=25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Continuous Diode Forward Current	I_{SD}	-	-	8	A	
Diode Forward Voltage	V_{SD}	-	-	1.4	V	I_{SD} = 8A, V_{GS} = 0V
Reverse Recovery Time	t_{rr}	-	403	-	ns	I_{SD} = 8A di/dt = 100A/us V_{DD} = 100V
Reverse Recovery Charge	Q_{rr}	-	3.8	-	uC	
Reverse Recovery Current	I_{rrm}	-	19	-	A	

■ Characteristic Graph

Fig.1 Output characteristics.



Fig.2 Drain-source on-state resistance vs. drain current



Fig.3 Drain-source on-state resistance (normalized)



Fig.4 Drain-source breakdown voltage (normalized)



Fig.5 Transfer characteristics



Fig.6 Forward characteristics of reverse diode



Fig.7 Gate charge



Fig.8 Capacitance characteristics



Fig.9 VGS(th) variation vs. temprature (nomalized)



Fig.10 Maximum drain current vs. case temperature



Fig.11 Power dissipation



Fig.12 Output capacitance stored energy



Fig.13 Transient thermal impedance



Fig.14 Safe operating area



■ Test Circuit



Fig15-1. Gate charge measurement circuit



Fig15-2. Gate charge waveform



Fig16-1. Diode reverse recovery test circuit



Fig16-2. Diode reverse recovery test waveform



Fig17-1. Switching time test circuit for resistive load



Fig17-2. Switching time waveform



Fig18-1. Unclamped inductive load test circuit



Fig18-2. Unclamped inductive waveform

■ Physical Dimension

TO-220F(3L)



Symbol	Dimension (mm)		
	Min	Nom	Max
A	4.50	–	4.93
b	0.63	–	0.91
b1	1.15	–	1.47
C	0.33	–	0.63
D	15.47	–	16.13
E	9.60	–	10.71
e	2.54 BSC		
F	2.34	–	2.84
G	6.48	–	6.90
L	12.24	–	13.72
L1	2.79	–	3.67
Q	2.52	–	2.96
Q1	3.10	–	3.50
øR	3.00	–	3.55

Note : Package body size, length and width do not include mold flash, protrusions and gate burrs.

DISCLAIMER:

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

单击下面可查看定价，库存，交付和生命周期等信息

>>MAGNACHIP(美格纳)