

MMD65R600Q

650V 0.60Ω N-channel MOSFET


■ Description

MMD65R600Q is power MOSFET using Magnachip's advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of low EMI to designers as well as low switching loss.

■ Key Parameters

Parameter	Value	Unit		
V_{DS} @ $T_{j, max}$	700	V		
R _{DS(on), max}	0.60	Ω		
$V_{GS(th),\ typ}$	3	V		
I _D	7.3	Α		
Q _{g, typ}	13.8	nC		

■ Package & Internal Circuit



Features

- Low power loss by high speed switching and low on-resistance
- 100% avalanche tested
- Green Package Pb-free plating, Halogen-free

Applications

- PFC power supply stages
- Switching applications
- Adapter

Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
MMD65R600QRH	65R600Q	-55 ~ 150°C	TO-252	Reel	compliant



■ Absolute Maximum Rating (T_c=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – Source voltage	$V_{ extsf{DSS}}$	650	V	
Gate – Source voltage	V _{GSS}	±30	V	
Continuous dusin surment		7.3	Α	T _C = 25°C
Continuous drain current	l _D	4.6	Α	T _C = 100°C
Pulsed drain current ⁽¹⁾	I _{DM}	21.9	Α	
Power dissipation	P _D	62.5	W	
Single - pulse avalanche energy	E _{AS}	142	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness ⁽²⁾	dv/dt	15	V/ns	
Storage temperature	T _{stg}	-55 ~150	°C	
Maximum operating junction temperature	Tj	150	°C	

¹⁾ Pulse width t_P limited by T_{j,max}

■ Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	R_{thjc}	2.0	°C/W
Thermal resistance, junction-ambient max ⁽³⁾	R_{thja}	62	°C/W

³⁾ Device mounted on minimal footprint of PCB

²⁾ $I_{SD}~\leq~I_{D},\,V_{DS\,peak} \leq~V_{(BR)DSS}$



■ Static Characteristics (T_c=25°C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Drain – source breakdown voltage	V _{(BR)DSS}	650	-	-	V	$V_{GS} = 0V, I_D = 250uA$
Gate threshold voltage	V _{GS(th)}	2	3	4	>	$V_{DS} = V_{GS}$, $I_D = 250$ uA
Zero gate voltage drain current	I _{DSS}	-	ı	1	uA	V _{DS} = 650V, V _{GS} = 0V
Gate leakage current	I _{GSS}	-	-	100	nA	$V_{GS} = \pm 30V, V_{DS} = 0V$
Drain-source on state resistance	R _{DS(ON)}	-	0.54	0.60	Ω	V _{GS} = 10V, I _D = 2.1A

■ Dynamic Characteristics (T_c=25 °C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Input capacitance	C _{iss}	-	545	-	_	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1.0MHz
Output capacitance	Coss	-	640	-		
Reverse transfer capacitance	C_{rss}	-	28.6	-	pF	
Effective output capacitance energy related ⁽⁴⁾	C _{o(er)}	-	18.8	-		$V_{DS} = 0V \text{ to } 520V, V_{GS} = 0V, f = 1.0MHz$
Turn on delay time	$t_{d(on)}$	-	18	-	ns	V_{GS} = 10V, R_{G} = 25 Ω , V_{DS} = 325V, I_{D} = 7.3A
Rise time	t _r	-	33	-		
Turn off delay time	$t_{d(off)}$	-	80	-		
Fall time	t _f	-	28	-		
Total gate charge	Q_g	-	13.8	-		
Gate – source charge	Q_{gs}	-	3.6	-	nC	$V_{GS} = 10V, V_{DS} = 520V,$ $I_{D} = 7.3A$
Gate – drain charge	Q_{gd}	-	5.6	-		
Gate resistance	R _G	-	20	-	Ω	V _{GS} = 0V, f = 1.0MHz

⁴⁾ $C_{\text{o(er)}}$ is a capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$




■ Reverse Diode Characteristics (T_c=25°C unless otherwise specified)


Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Continuous diode forward current	Is	-	-	7.3	Α	
Diode forward voltage	V_{SD}	-	-	1.4	V	$I_S = 7.3A, V_{GS} = 0V$
Reverse recovery time	t _{rr}	-	272	-	ns	7.24
Reverse recovery charge	Q _{rr}	-	3	-	uC	I _S = 7.3A di/dt = 100A/us V _{DD} = 100V
Reverse recovery current	I _{rrm}	-	22.2	-	Α	V DD = 100 V




■ Characteristic Graph













■ Test Circuit




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-2. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit






Fig18-2. Unclamped inductive waveform



■ Physical Dimension

TO-252(2L)





Symbol	Min.	Nom.	Max.
Е	6,35	_	6,73
L	1,40	1,52	1,78
L1		2,74 REF	
L2		0,508 BCS	
L3	0,89	_	1,27
L4	-	_	1,02
L5	1,14	_	1,52
D	5,97	6,10	6,22
Н	9,40	_	10,41
b	0,64	_	0,89
b2	0,76	_	1,14
b3	4,95	_	5,46
е		2,286 BSC	
e A	2,18	_	2,39
A1	-	_	0,13
С	0,46	_	0,61
c c2 D1 E1	0,46	_	0,89
D1	5,21	_	_
E1	4,32	_	_
Θ	0,00	_	10,00

 $\label{eq:Note:Package body size, length and width do not include mold flash, protrusions and gate \ burrs.$





DISCLAIMER:

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. Magnachip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product. Magnachip is a registered trademark of Magnachip Semiconductor Ltd.

单击下面可查看定价,库存,交付和生命周期等信息

>>MAGNACHIP(美格纳)