




MDF10N055TH

Single N-channel Trench MOSFET 100V 5.5mΩ 80A

General description

The MDF10N055TH uses advanced MagnaChip's MOSFET Technology, which provides high performance in on-state resistance, fast switching performance, and excellent quality.

These devices can also be utilized in industrial applications such as Synchronous Rectification and general Purpose applications.




Features and benefits

- MagnaChip's MOSFET Technology
- Very low on-resistance $R_{DS(on)}$
- 100% Avalanche / Rg Tested

Applications

- Specifically for Synchronous Rectification
- Switching Applications



Key performance parameters

V_{DS}	100	V
$R_{DS(on), max}$	0.0055	Ω
I_D	80	A
Q_G	85	nC
Junction temperature, $_{max}$	175	$^{\circ}C$



Ordering information

Type / Ordering Code	Package	Marking	Packing	RoHS Status
MDF10N055TH	TO-220F	10N055	Tube	Halogen Free

<http://www.magnachip.com/powersolutions>



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Rating	Unit
Drain-source Voltage	V_{DS}	100	V
Gate-source Voltage	V_{GS}	± 20	V
1) Drain current	I_D	$T_C=25^\circ\text{C}$ Silicon Limited	123
		$T_C=25^\circ\text{C}$ Package Limited	80
		$T_C=100^\circ\text{C}$ Silicon Limited	87
2) Pulsed drain current	I_{DM}	320	A
Total power dissipation	P_{tot}	$T_C=25^\circ\text{C}$	188
		$T_C=100^\circ\text{C}$	94
3) Avalanche energy, single pulse	E_{AS}	288	mJ
Operating and storage temperature	T_j, T_{stg}	- 55 ~ 175	$^\circ\text{C}$

Thermal characteristics

Parameter	Symbol	Rating	Unit
1) Thermal resistance, junction - case	$R_{\theta JC}$	0.8	K/W
Thermal resistance, junction - ambient	$R_{\theta JA}$	62.5	K/W

Notes

- Surface mounted FR-4 board by JEDEC (jesd51-7)
- Pulse width limited by T_{jmax}
- EAS is tested at starting $T_j = 25^\circ\text{C}$, $L = 1.0\text{mH}$, $I_{AS} = 24\text{A}$, $V_{DD} = 50\text{V}$, $V_{GS} = 10\text{V}$

Electrical Characteristics ($T_J = 25^\circ\text{C}$)

Static characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Drain-source breakdown voltage	$V_{(BR)DSS}$	100	-	-	V	$V_{GS}=0\text{ V}$, $I_D=250\ \mu\text{A}$
Gate threshold voltage	$V_{GS(th)}$	2.0	2.8	4.0	V	$V_{DS}=V_{GS}$, $I_D=250\ \mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{DS}=100\text{ V}$, $V_{GS}=0\text{ V}$
Gate-source leakage current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20\text{ V}$, $V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	4.5	5.5	m Ω	$V_{GS}=10\text{ V}$, $I_D=40\text{ A}$
Gate resistance	R_G	-	2.5	-	Ω	$f=1\text{ MHz}$
Transconductance	g_{fs}	-	80	-	S	$V_{DS}=10\text{ V}$, $I_D=40\text{ A}$

Dynamic characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Input capacitance	C_{iss}	-	5,840	-	pF	$V_{GS}=0\text{ V}$, $V_{DS}=50\text{ V}$, $f=1\text{ MHz}$
Output capacitance	C_{oss}	-	1,030	-	pF	$V_{GS}=0\text{ V}$, $V_{DS}=50\text{ V}$, $f=1\text{ MHz}$
Reverse transfer capacitance	C_{rss}	-	35	-	pF	$V_{GS}=0\text{ V}$, $V_{DS}=50\text{ V}$, $f=1\text{ MHz}$
Turn-on delay time	$t_{d(on)}$	-	24	-	ns	$V_{DD}=50\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=40\text{ A}$, $R_{G,ext}=3\ \Omega$
Rise time	t_r	-	12	-	ns	$V_{DD}=50\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=40\text{ A}$, $R_{G,ext}=3\ \Omega$
Turn-off delay time	$t_{d(off)}$	-	65	-	ns	$V_{DD}=50\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=40\text{ A}$, $R_{G,ext}=3\ \Omega$
Fall time	t_f	-	15	-	ns	$V_{DD}=50\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=40\text{ A}$, $R_{G,ext}=3\ \Omega$

Gate charge characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Gate to source charge	Q_{gs}	-	23	-	nC	$V_{DD}=50\text{ V}$, $I_D=40\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate charge at threshold	$Q_{gs(th)}$	-	16	-	nC	$V_{DD}=50\text{ V}$, $I_D=40\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate to drain charge	Q_{gd}	-	17	-	nC	$V_{DD}=50\text{ V}$, $I_D=40\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Switching charge	Q_{sw}	-	24	-	nC	$V_{DD}=50\text{ V}$, $I_D=40\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate charge total	Q_g	-	85	-	nC	$V_{DD}=50\text{ V}$, $I_D=40\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate plateau voltage	$V_{plateau}$	-	4.3	-	V	$V_{DD}=50\text{ V}$, $I_D=40\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$

Source-drain diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Diode continuous forward current	I_S	-	-	80	A	-
Diode pulse current	$I_{S,pulse}$	-	-	320	A	pulsed; $t_p \leq 10\ \mu\text{s}$
Diode forward voltage	V_{SD}	-	0.9	1.2	V	$V_{GS}=0\text{ V}$, $I_F=40\text{ A}$
Reverse recovery time	t_{rr}	-	80	-	ns	$I_F=40\text{ A}$, $d_{IF}/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge	Q_{rr}	-	240	-	nC	$I_F=40\text{ A}$, $d_{IF}/dt=100\text{ A}/\mu\text{s}$

Electrical characteristics diagrams




Fig. 1. On-Region Characteristics




Fig. 2. On-Resistance vs. Drain Current and Gate Voltage




Fig. 3. On-Resistance vs. Junction Temperature




Fig. 4. On-Resistance vs. Gate to Source Voltage




Fig. 5. Transfer Characteristics




Fig. 6. Source-Drain Diode Forward Voltage

Electrical characteristics diagrams




Fig. 7. Gate Charge




Fig. 8. Capacitance




Fig. 9. Safe Operating Area, Junction-to-Ambient




Fig. 10. Maximum Drain vs. Case Temperature





Fig. 11. Thermal Transient Impedance, Junction-to-Case

Package information

TO-220F



Symbol	Dimension (mm)		
	Min	Nom	Max
A	4.50	-	4.93
b	0.63	-	0.91
b1	1.15	-	1.47
C	0.33	-	0.63
D	15.47	-	16.13
E	9.60	-	10.71
e	2.54 BSC		
F	2.34	-	2.84
G	6.48	-	6.90
L	12.24	-	13.72
L1	2.79	-	3.67
Q	2.52	-	2.96
Q1	3.10	-	3.50
ϕR	3.00	-	3.55

Notes

PKG dimension does not include mold burr and flash

DISCLAIMER :

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

MagnaChip reserves the right to change the specifications and circuitry without notice at any time. MagnaChip does not consider responsibility for use of any circuitry other than circuitry entirely included in a MagnaChip product. MagnaChip[®] and MC[®] are registered trademarks of MagnaChip Semiconductor Ltd.

单击下面可查看定价，库存，交付和生命周期等信息

[>>MAGNACHIP\(美格纳\)](#)