





## **Features and Benefits**

- Based on advanced AMR Sensing Technology with 0°~360° Full Range Angle Sensing
- Contactless Angle Measurement
- Independent Output Interface: I<sup>2</sup>C, SPI, Analog, ABZ, PWM and UVW
- Incremental ABZ programmable binary and decimal pulse-counts: 32, 48, 64, 128, 256, 512, 1024, 2048, 100, 200, 500, 1000, 2000, 2500 pulses per cycle
- 14 bit Core Resolution
- 12 bit DAC/PWM Resolution
- User Programmable Resolution & Zero Index Position
- RoHS Compliant 2011/65/EU
- SOP-8 or QFN-16 Package



# **Applications**

- **Absolute Linear Position Sensor**
- **BLDC Motor Control**
- **Robotics Control**
- **Contactless Potentiometer**
- **Power Tools**



# **General Description**

The MagnTek rotary position sensor MT6815 is an IC based on advanced AMR magnetic sensing technology. A rotating magnetic field in the x-y sensor plane delivers two sinusoidal output signals indicating the angle ( $\alpha$ ) between the sensor and the magnetic field direction. Within a homogeneous field in the x-y plane, the output signals are relatively independent of the physical placement in the z direction.

The sensor is only sensitive to the magnetic field direction as the sensing element output is specially designed to be independent from the magnet field strength. This allows the device to be less sensitive to magnet variations, stray magnetic fields, air gap changes and off-axis misalignment.

The incremental ABZ output mode is available in this sensor series, making the chip suitable to replace various optical encoders. The maximum resolution is 2048 pulse/8192 steps per revolution in binary mode and 2500 pulse/10000 steps per revolution in decimal mode.

A standard I<sup>2</sup>C or SPI (3-Wire or 4-Wrie) interface allows a host microcontroller to read the 14-bit absolute angle position data from MT6815. The absolute angle position is also provided as PWM output or linear analog signal proportional to VDD from a 12 bit DAC.





### **Table of Contents**

| Fea | atures and Benefits   | 1  |
|-----|---|----|
| Ap  | plications  | 1  |
| Gei | neral Description   | 1  |
| 1   | Pin Configuration   | 3  |
|     | 1.1 SOP-8 Package   | 3  |
|     | 1.2 QFN-16 Package  | 4  |
| 2   | Function Diagram  | 5  |
| 3   | Absolute Maximum Ratings                                      | 5  |
| 4   | Electrical Characteristics                                    | 6  |
| 5   | Magnetic Input Specifications                                 | 7  |
| 6   | Output Mode   | 8  |
|     | 6.1 I/O Pin Configuration                                     | 8  |
|     | 6.2 Step, Direction and Index Output Signal (SDI Mode)        | 10 |
|     | 6.3 Quadrature A,B and Zero-Position Output Signal (ABZ Mode) | 10 |
|     | 6.4 UVW Output Mode   |    |
|     | 6.5 Analog Output Mode  | 13 |
|     | 6.6 Pulse Width Modulation (PWM) Output Mode                  | 15 |
|     | 6.7 I <sup>2</sup> C Interface                                |    |
|     | 6.7.1 I <sup>2</sup> C Timing Diagram                         |    |
|     | 6.7.2 I <sup>2</sup> C Read Angle Registers                   |    |
|     | 6.7.3 I <sup>2</sup> C Burst Read                             | 18 |
|     | 6.7.4 I <sup>2</sup> C Write                                  |    |
|     | 6.8 SPI Interface   |    |
|     | 6.8.1 SPI Timing Diagram                                      |    |
|     | 6.8.2 4-Wire SPI  | 21 |
|     | 6.8.3 3-Wire SPI  |    |
|     | 6.8.4 SPI Read Angle Register                                 |    |
| 7   | Magnet Placement  |    |
| 8   | Mechanical Angle Direction                                    |    |
| 9   | Package Information   |    |
|     | 9.1 SOP-8 Package   |    |
|     | 9.2 QFN-16 Package  | 27 |
| 10  | Copy Rights and Disclaimer                                    | 28 |





#### **Pin Configuration** 1.

### 1. 1 SOP-8 Package




Figure 1: Pin Configuration for SOP-8 Package

### **Pin List**

| Name | # | Туре                  | Description  |
|------|---|-----------------------|--|
| CSN  | 1 | Digital Input         | SPI/I <sup>2</sup> C Selection   |
| HVPP | 2 | Analog Input          | OTP Programming Supply or SPI/I <sup>2</sup> C Selection                   |
| OUT  | 3 | Analog/Digital Output | Analog or PWM Output   |
| VDD  | 4 | Power Supply          | 3.3~5.0V Supply  |
| A/U  | 5 | Digital Input/output  | Incremental Signal A/U or Speed or SPI MOSI, SDAT or I <sup>2</sup> C Data |
| B/V  | 6 | Digital Input/output  | Incremental Signal B/V or Direction or SPI MISO                            |
| Z/W  | 7 | Digital Input         | Incremental Signal Z/W or Index or SPI Clock or I <sup>2</sup> C Clock     |
| GND  | 8 | Ground                | Ground   |

### **Family Members**

| Part Number | Description   |
|-------------|---|
| MT6815CT    | SOP-8 Package, Tube Pack (100pcs/Tube) or Tape & Reel Pack (3000pcs/Reel) |

\*SOP-8 Reflow Sensitivity Classification: MSL-3





## 1. 2 QFN-16 Package




Figure 2: Pin Configuration for QFN-16 Package

### **Pin List**

| Name | #  | Туре                  | Description  |
|------|----|-----------------------|--|
| Α    | 1  | Digital Input/output  | Incremental Signal A or Speed or SPI MOSI, SDAT or I <sup>2</sup> C Data |
| В    | 2  | Digital Input/output  | Incremental Signal B or Direction or SPI MISO                            |
| Z    | 3  | Digital Input         | Incremental Signal Z or Index or SPI Clock or I <sup>2</sup> C Clock     |
| GND  | 4  | Ground                | Ground   |
| CSN  | 5  | Digital Input         | SPI/I <sup>2</sup> C Selection   |
| NC   | 6  | -                     | -  |
| NC   | 7  | -                     | -  |
| NC   | 8  |                       | -  |
| NC   | 9  | -                     | -  |
| NC   | 10 | -                     | -  |
| OUT  | 11 | Analog/Digital Output | Analog or PWM Output   |
| HVPP | 12 | Analog Input          | OTP Programming Supply or SPI/I <sup>2</sup> C Selection                 |
| W    | 13 | -                     | Incremental Output W   |
| V    | 14 | -                     | Incremental Output V or –B   |
| U    | 15 | -                     | Incremental Output U or –A   |
| VDD  | 16 | Power Supply          | 3.3~5.0V Supply  |

## **Family Members**

| Part Number | Description                              |
|-------------|--|
| MT6815QT    | QFN-16 Package, Reel Pack (3000pcs/Reel) |

\*QFN-16 Reflow Sensitivity Classification: MSL-1





## 2. Functional Diagram

The MT6815 is manufactured in a CMOS standard process and uses advanced magnet sensing technology to sense the magnetic field distribution across the surface of the chip. The integrated magnetic sensing element array is placed around the center of the device and delivers a voltage representation of the magnetic field at the surface of the IC.




Figure 3: Block Diagram

Figure 3 shows a simplified block diagram of the chip, consisting of the magnetic sensing element modeled by two interleaved Wheatstone bridges to generate cosine and sine signals, gain stages, analog-to-digital converters (ADC) for signal conditioning, and a digital signal processing (DSP) unit for encoding. Other supporting blocks such as LDO, etc. are also included.

## 3. Absolute Maximum Ratings (Non-Operating)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Name                          | Min. | Max. | Unit |
|-------------------------------|------|------|------|
| DC Voltage at Pin VDD         | -0.5 | 7    | V    |
| DC Voltage at Pin HVPP        | -0.5 | 8    | V    |
| Storage Temperature           | -55  | 150  | °C   |
| Operating Temperature         | -40  | 125  | °C   |
| Electrostatic Discharge (HBM) | -    | ±3.0 | KV   |
| Electrostatic Discharge (CDM) | -    | ±1.5 | KV   |





### 4. Electrical Characteristics

Operation conditions: Ta=-40 to 125°C, VDD=3.0~5.5V unless otherwise noted.

| Symbol             | Parameter  | Conditions/Notes  | Min.        | Тур.                           | Max.          | Unit     |
|--------------------|--|---|-------------|--------------------------------|---------------|----------|
| VDD                | Supply Voltage   | -   | 3.0         | 3.3~5.0                        | 5.5           | V        |
| HVPP               | Supply Voltage   | -   | 6.75        | 7.0                            | 7.25          | V        |
| Idd                | Supply Current   | -   | -           | 6.0                            | 9.0           | mA       |
| LSB                | Resolution (ABZ or SDI Mode)                           | N Steps per Cycle   |             | 360°/N                         |               | 0        |
| INL                | Integral Non-Linearity                                 | Note (1)  | -           | ±1                             | ±1.5          | 0        |
| DNL                | Differential Non-Linearity (ABZ or SDI Mode), Figure 4 | ≤10 bit >10bit  | -           | -                              | ±0.1<br>±0.03 | LSB<br>° |
| TN                 | Transition Noise<br>(ABZ or SDI Mode)                  | 25℃   | -           | -                              | 0.011         | °rms     |
| Hyst               | Hysteresis (ABZ Mode)                                  | ≤12bit  | -           | 0.5                            | -             | LSB      |
| Tiyst              | Trysteresis (ADZ Mode)                                 | >12bit  | -           | 0.176                          | -             | 0        |
| $T_{PwrUp}$        | Power-Up Time  | VDD Ramp<10us   | -           | -                              | 1.0           | ms       |
| $T_{Delay}$        | Propagation Delay                                      | Without Delay Compensation                                |             | 400                            | 480           | μs       |
| Bellay             | , 3  | With Delay<br>Compensation                                |             | 20                             | 30            | μs       |
| <b>Analog Outp</b> | out Specification                                      |   |             |                                |               |          |
| R <sub>OUT</sub>   | Analog Output Resistance                               | -   | -           | 15                             | 30            | Ω        |
| $R_L$              | Pull-Up or Pull-Down                                   | -   | 1K          | -                              | -             | Ω        |
| $C_L$              | Loading Capacitor                                      | -   | -           | -                              | 100           | nF       |
| $V_{Sat\_High}$    | Saturation High Voltage                                | I <sub>Load</sub> =1mA                                    | 95          | 98                             | -             | %VDD     |
| $V_{Sat\_Low}$     | Saturation Low Voltage                                 | I <sub>Load</sub> =1mA                                    | -           | 2                              | 5             | %VDD     |
| DAC_LSB            | DAC LSB  | 12 bit DAC  | -           | 0.025                          |               | %VDD     |
| DAC_INL            | DAC Integral Non-Linearity                             | -   | -           | -                              | ±3            | LSB      |
| DAC_DNL            | DAC Differential Non-Linearity                         | -   | -           | -                              | ±1.5          | LSB      |
| $V_{Noise}$        | Analog Output Noise                                    | Ta=25°C, RMS Value<br>excluding DAC<br>Quantization Noise |             |                                | 0.02          | %VDD     |
| Erm                | Ratiometric Error                                      | Note (2)  | -0.3        | -                              | 0.3           | %        |
| <b>PWM Outpu</b>   | t Characteristics                                      |   |             |                                |               |          |
| FPWM               | PWM Frequency  | Programmable  | -5%<br>@27℃ | 625<br>/1250<br>/2500<br>/5000 | +5%<br>@27°C  | Hz       |
| $T_{Rise}$         | Rising Time  | C <sub>L</sub> =1nF                                       | -           | -                              | 1             | us       |
| $T_{Fall}$         | Falling Time   | C <sub>L</sub> =1nF                                       | -           | -                              | 1             | us       |





| Digital I/O Characteristics (Push-Pull Type in Normal Mode) |                               |                      |         |   |         |    |
|---|-------------------------------|----------------------|---------|---|---------|----|
| $V_{IH}$  | High Level Input Voltage      | -                    | 0.7*VDD | - | -       | V  |
| $V_{IL}$  | Low Level Input Voltage       | -                    | -       | - | 0.3*VDD | V  |
| $V_{OH}$  | GPIO Output High Level        | Push-pull (lout=2mA) | VDD-0.1 | - | -       | V  |
| $V_{OL}$  | GPIO Output Low Level         | Push-pull (lout=2mA) | -       | - | 0.1     | V  |
| $I_{LK}$  | Input Leakage Current         | -                    | -       | - | ±1      | μΑ |
| <b>Timing Specifications</b>                                |                               |                      |         |   |         |    |
| Tiov  | Incremental Output Valid Time | Programmable         | -       | - | 1       | μs |

Note (1): The typical error value can be achieved at room temperature and with no off-axis misalignment error. The maximum error value can be achieved over operation temperature range, at maximum air gap and with worst-case off-axis misalignment error.

Note (2): The analog output is by design ratiometric, i.e. it is proportional to the supply voltage VDD. The ratiometric error is calculated as follows.

$$Erm = \left[\frac{Vout(V_{DD})}{V_{DD}} - \frac{Vout(5V)}{5V}\right] \cdot 100\%$$




Figure 4: Drawing Illustration INL, DNL and TN (for 10 bit case)





# 5. Magnetic Input Specifications

Operation conditions: Ta=-40 to 125°C, VDD=3.0~5.5V unless otherwise noted, two-pole cylindrical diametrically magnetized source.

| Symbol | Parameter                                  | Conditions/Notes  | Min. | Тур.   | Max.  | Unit  |
|--------|--|---|------|--------|-------|-------|
| Dmag   | Diameter of Magnet                         | Recommended Magnet: Ø8mm x 2.5mm for Cylindrical Magnets                        | -    | 8.0    | -     | mm    |
| Tmag   | Thickness of Magnet                        |   | -    | 2.5    | -     | mm    |
| Bpk    | Magnetic Input Field<br>Amplitude          | Measure at the IC Surface   | 200  | -      | 10000 | Guass |
| AG     | Air Gap                                    | Magnetic to IC Surface Distance   | -    | -      | 3.0   | mm    |
| RS     | Rotation Speed                             |   | -    | -      | 10000 | RPM   |
| DISP   | Off Axis Misalignment                      | Misalignment Error Between Sensor Sensing Center and Magnet Axis (See Figure 5) | -    | -      | 0.3   | mm    |
| TCmag1 | Recommended Magnet                         | NdFeB (Neodymium Iron Boron)  | -    | -0.12  | -     |       |
| TCmag2 | Material and Temperature Drift Coefficient | SmCo (Samarium Cobalt)  | -    | -0.035 | -     | %/°C  |




Figure 5: Magnet Arrangement





## 6. Output Mode

The MT6815 provides ABZ, SDI, UVW, Analog and PWM at output pins, also angle position data could be transferred by I<sup>2</sup>C or SPI interface.

### **6.1 I/O Pin Configuration**

For SOP-8 package, ABZ (Single-end), SDI (Single-end), I<sup>2</sup>C and SPI are configured to Pin.5, Pin.6 and Pin.7. Analog and PWM output is configured to Pin.3.

### SOP-8 Package I/O Pin Configuration

| Pin# | I <sup>2</sup> C | 3-Wire<br>SPI | 4-Wire<br>SPI | ABZ<br>Single | SDI<br>Single | uvw | AB<br>Differential | SD<br>Differential |
|------|------------------|---------------|---------------|---------------|---------------|-----|--------------------|--------------------|
| 5    | SDA              | SDAT          | MOSI          | Α             | S             | U   | NA                 | NA                 |
| 6    |                  |               | MISO          | В             | D             | V   | NA                 | NA                 |
| 7    | SCL              | SCK           | SCK           | Z             | I             | W   | NA                 | NA                 |

For QFN-16 package, ABZ (Single-end or AB differential), SDI (Single-end or SD differential), UVW, I<sup>2</sup>C and SPI are configured to Pin.1, Pin.2 and Pin.3. Analog and PWM output is configured to Pin.11.

#### QFN-16 Package I/O Pin Configuration

| Pin# | I <sup>2</sup> C | 3-Wire<br>SPI | 4-Wire<br>SPI | ABZ<br>Single | SDI<br>Single | UVW | AB<br>Differential | SD<br>Differential |
|------|------------------|---------------|---------------|---------------|---------------|-----|--------------------|--------------------|
| 1    | SDA              | SDAT          | MOSI          | А             | S             | -   | А                  | S                  |
| 2    | -                | -             | MISO          | В             | D             | -   | В                  | D                  |
| 3    | SCL              | SCK           | SCK           | Z             | I             | -   | Z                  | I                  |
| 13   | -                | -             | -             | -             | -             | W   | -                  | -                  |
| 14   | -                | -             | -             | -             |               | V   | -B                 | -D                 |
| 15   | -                | -             | -             | -             |               | U   | -A                 | -S                 |

### Output Mode Register (OTP)

| Reg. Output_Mode<1:0> | Pin.3 (SOP-8), Pin.11 (QFN-16) |
|-----------------------|--------------------------------|
| 00                    | ABZ Mode                       |
| 01                    | SDI Mode                       |
| 10                    | UVW Mode                       |
| 11                    | NA                             |








Figure 6: ABZ, SDI, UVW Output Reference Circuit

### 6.2 Step, Direction and Index Output (SDI Mode)

In this mode, output 'Step' has a pulse width of 1 LSB, output 'Dir' indicates the direction of the magnet rotation; Output Index is the same as output Z in Quadrature A/B mode as shown in Figure 7.

### 6.3 Quadrature A,B and Zero-Position Output (ABZ Mode)

As shown in Figure 7, when the magnet rotates clock-wise (CW), output A leads output B by 1/4 cycle (or 1 LSB); When the magnet rotates counter-clock-wise (CCW), output B leads output A by 1/4 cycle. Output Z indicates the zero position of the magnet and the pulse width of Z is selectable as 1, 2 or 4 LSBs. It is guaranteed that one Z pulse is generated for every rotation. The zero position is user programmable.




Figure 7: Typical Output Waveform for ABZ and SDI Mode





The mechanical zero position could be programmed, it is a 12 bits data for 0~360°.

### Z/Index Pulse Width Register (OTP)

| Reg. Z_Pulse_Width<1:0> | Width (LSBs) |
|-------------------------|--------------|
| 00                      | 1            |
| 01                      | 2            |
| 10                      | 3            |
| 11                      | 4            |

### Zero Position Register (MTP)

| Register | bit7 | bit6      | bit5 | bit4 | bit3       | bit2 | bit1 | bit0 |
|----------|------|-----------|------|------|------------|------|------|------|
| Zero_LSB |      | Zero<7:0> |      |      |            |      |      |      |
| Zero_MSB | NA   | NA        | NA   | NA   | Zero<11:8> |      |      |      |

### ABZ Resolution Register (OTP)

| Reg. ABZ_Res<2:0> | Reg.ABZ_INT | Steps per Cycle | Pulses per Cycle |
|-------------------|-------------|-----------------|------------------|
| 000               | 0           | 1024            | 256              |
| 001               | 0           | 512             | 128              |
| 010               | 0           | 256             | 64               |
| 011               | 0           | 128             | 32               |
| 100               | 0           | 2048            | 512              |
| 101               | 0           | 4096            | 1024             |
| 110/111           | 0           | 8192            | 2048             |
| 000               | 1           | 2000            | 500              |
| 001               | 1           | 800             | 200              |
| 010               | 1           | 400             | 100              |
| 011               | 1           | 192             | 48               |
| 100               | 1           | 4000            | 1000             |
| 101               | 1           | 8000            | 2000             |
| 110/111           | 1           | 10000           | 2500             |





### 6.4 UVW Output Mode

The MT6815 provides U, V and W pulses which are 120° (electrical) out of phase as shown in Figure 8. The cycles of UVW per rotation can be programmed.




Figure 8: Typical Output Waveform for UVW Mode

### **UVW Pole Pairs Register (OTP)**

| Reg. UVW_Paris<3:0> | UVW Pole Pairs |
|---------------------|----------------|
| 0000                | 1              |
| 0001                | 2              |
| 0010                | 3              |
| 0011                | 4              |
| 0100                | 5              |
| 0101                | 6              |
| 0110                | 7              |
| 0111                | 8              |
| 1000                | 2              |
| 1001                | 4              |
| 1010                | 6              |
| 1011                | 8              |
| 1100                | 10             |
| 1101                | 12             |
| 1110                | 14             |
| 1111                | 16             |





### 6.5 Analog Output Mode

The MT6815 provides a rail-to-rail linear analog output by a build-in 12 bit DAC as shown in Figure 9. It's a linear transfer function of absolute angle and output voltage. To enable analog output, register 'Enable Analog' should be programmed to high.




Figure 9: Default Analog Output

### Analog or PWM Output Control Register (OTP)

| Reg. Enable Analog | Pin.3 (SOP-8), Pin.11 (QFN-16) |
|--------------------|--------------------------------|
| 0                  | PWM                            |
| 1                  | Analog                         |

The reference circuit for analog output is shown in Figure 10, an external decoupling capacitor C1 (typical 10nf, maximum 100nf) is suggested for better performance.




Figure 10: Analog Output Mode Reference Circuit





The angle and voltage value of start-point, Clamp Low and Clamp High could be user programmed, also the Zero Point could be user programmed as shown in Figure 11.




Figure 11: Analog Output Transfer Function and Zero Point

### Analog Output Registers (MTP)

| Register          | Bit<7:4>                         | Bit<3:0>      |  |  |  |  |
|-------------------|----------------------------------|---------------|--|--|--|--|
| Clamp_Low_LSB     | Clamp_Low<7:0>                   |               |  |  |  |  |
| Clamp_High_LSB    | Clamp_High<7:0>                  |               |  |  |  |  |
| Clamp_Msb         | Clamp_High<11:8> Clamp_Low<11:8> |               |  |  |  |  |
| Zero_Lsb          | Zer                              | ro<7:0>       |  |  |  |  |
| Zero_MSB          | NA                               | Zero<11:8>    |  |  |  |  |
| Start_Angle_Lsb   | A_Start<7:0>                     |               |  |  |  |  |
| Start_Angle_Msb   | NA A_Start<11:8>                 |               |  |  |  |  |
| Stop_Angle_Lsb    | A_St                             | op<7:0>       |  |  |  |  |
| Stop_Angle_Msb    | NA                               | A_Stop<11:8>  |  |  |  |  |
| Start_Voltage_Lsb | V_St                             | art<7:0>      |  |  |  |  |
| Stop_Voltage_Lsb  | V_Stop<7:0>                      |               |  |  |  |  |
| Voltage_Msb       | V_Stop<11:8>                     | V_Start<11:8> |  |  |  |  |





### 6.6 Pulse Width Modulation (PWM) Output Mode

The MT6815 provides a digital Pulse Width Modulation (PWM) output, whose duty cycle is proportional to the measured angle as shown in Figure 13. PWM is a default output of Pin.3 (SOP-8) and Pin.11 (QFN-16).




Figure 12: PWM Output Reference Circuit

#### PWM Resolution Register (OTP)

| Reg. PWM_Res<1:0> | Resolution | PWM Frequency |  |  |
|-------------------|------------|---------------|--|--|
| 00                | 10 bit     | 2.5 KHz       |  |  |
| 01                | 9 bit      | 5 KHz         |  |  |
| 10                | 11 bit     | 1.25 KHz      |  |  |
| 11                | 12 bit     | 625 Hz        |  |  |




Figure 13: PWM Output





### 6.7 I<sup>2</sup>C Interface

The MT6815 provides a slave I2C interface for host MCU to read back digital absolute angle information from its internal registers. The reference circuit for I2C interface is shown in Figure 14, whether the need for pull-up resistor on SCL is determined by MCU, for MT6815 SCL is a digital input.




Figure 14: PC Reference Circuit

### 6.7.1 I<sup>2</sup>C Timing Diagram




Figure 15: PC Timing Diagram

#### **PC Timing Parameter**

| Parameter           | Notes                   | Min. | Max. | Unit |
|---------------------|-------------------------|------|------|------|
| T <sub>SCL</sub>    | SCL Clock Period        | 1    | -    | μs   |
| T <sub>HD.STA</sub> | Hold Time of 'START'    | 250  | -    | ns   |
| $T_LOW$             | Low Phase of SCL        | 250  | -    | ns   |
| T <sub>HIGH</sub>   | High Phase of SCL       | 250  | -    | ns   |
| $T_{SU.DA}$         | Setup Time of SDA       | 100  | -    | ns   |
| T <sub>HD.DA</sub>  | Hold Time of SDA        | 50   | -    | ns   |
| $T_R$               | Rising Time of SDA/SCL  | -    | 150  | ns   |
| T <sub>F</sub>      | Falling Time of SDA/SCL | -    | 150  | ns   |
| T <sub>SU.STP</sub> | Setup Time of 'Stop'    | 250  | -    | ns   |





### 6.7.2 I<sup>2</sup>C Read Angle Registers

The slave ID of MT6815 is b' 0000110 in 7 bit binary form. The 14 bits angle data is stored in internal register 0x03 and 0x04. Please follow the I<sup>2</sup>C timing of Figure 16 to read the angle data from 0x03 and 0x04 registers.

Note: Please read Register 0x03 first and then read 0x04




Figure 16: PC Single Byte Read

#### Angle Data Register

| Reg. Addresss | Bit7 | Bit6        | Bit5 | Bit4 | Bit3 | Bit2           | Bit1 | Bit0 |
|---------------|------|-------------|------|------|------|----------------|------|------|
| 0x03          |      | Angle<13:6> |      |      |      |                |      |      |
| 0x04          |      | Angle<5:0>  |      |      |      | No_Mag_Warning | NA   |      |

 $0~360^{\circ}$  absolute angle  $\theta$  could be calculated by the below formula:

$$\theta = \frac{\sum_{i=0}^{13} Angle < i > \bullet 2^{i}}{16384} \bullet 360^{\circ}$$

Bit 0x04[1] is a diagnosed bit for No Magnet Detected. When the MT6815 could not detect enough magnetic field for proper operation, this bit is set to high.





#### 6.7.3 I<sup>2</sup>C Burst Read

The MT6815 provides an I<sup>2</sup>C burst read mode as shown in Figure 17 for faster data rate than single byte read mode.




Figure 17: PC Burst Read

### 6.7.4 I<sup>2</sup>C Write




Figure 18: PC Write





#### 6.8 SPI Interface

The MT6815 also provides a 4-Wire or 3-Wire SPI (Register 3W SPI should be programmed to 'High' to enable 3-Wire SPI Mode) interface for host MCU to read back digital absolute angle information from its internal registers. The reference circuit for SPI interface is shown in Figure 19 and Figure 20.




Figure 19: 4-Wire SPI Reference Circuit




Figure 20: 3-Wire SPI Reference Circuit

#### 3-Wire SPI Enable Register (OTP)

| Reg. 3W_SPI | SPI Interface |
|-------------|---------------|
| 0           | 4 Wire        |
| 1           | 3 Wire        |





### **6.8.1 SPI Timing Diagram**

The MT6815 SPI uses mode=3 (CPOL=1, CPHA=1) to exchange data. As shown in Figure 21, a data transfer starts with the falling edge of CSN. The MT6815 samples data on the rising edge of SCK, and the data transfer finally stops with the rising edge of CSN.




Figure 21: SPI Timing Diagram

#### SPI Timing Parameter

| Symbol            | Notes   | Min.     | Max. | Unit |
|-------------------|---|----------|------|------|
| $T_L$             | Time between CSN falling edge and SCK falling edge        | 250      | -    | ns   |
| T <sub>SCK</sub>  | Clock period  | 400(1)   | -    | ns   |
| $T_{SCKL}$        | Low period of clock                                       | 200(2)   | -    | ns   |
| T <sub>SCKH</sub> | High period of clock                                      | 200(2)   | -    | ns   |
| T <sub>H</sub>    | Time between SCK last rising edge and CSN rising edge     | 0.5•TSCK | -    | ns   |
| $T_R$             | Rise Time of Digital Signal (with 20pf Loading Condition) | -        | 30   | ns   |
| T <sub>F</sub>    | Fall Time of Digital Signal (with 20pf Loading Condition) | -        | 30   | ns   |
| $T_DV$            | Data valid time of MISO (with 20pf Loading Condition)     | -        | 30   | ns   |
| $T_{ST}$          | Setup time of MOSI data                                   | 40       | -    | ns   |
| $T_{HD}$          | Hold time of MOSI data                                    | 40       | -    | ns   |

#### Notes:

- (1) The MT6815 has a burst mode. When this mode is enabled, the chip internal clock frequency is doubled and the minimum  $T_{SCK}$  also could be reduced to 200ns
- (2) The MT6815 has a burst mode. When this mode is enabled, the chip internal clock frequency is doubled and the minimum  $T_{SCKL}$  and  $T_{SCKH}$  also could be reduced to 100ns





#### 6.8.2 4-Wire SPI




Figure 22: 4-Wire SPI Timing

An SPI data transfer starts with the falling edge of CSN and stops at the rising edge of CSN. SCK is the Serial Port Clock and it is controlled by the SPI master, it is high when there is no SPI transmission. MOSI (master output slave input) and MISO (master input slave output) is the Serial Port Data Input and Output, it is driven at the falling edge of SCK and should be captured at the rising edge of SCK.

- Bit 0: R/W bit, when it is 0, the data DI7~DI0 is written into the device, when it is 1, the data DO7~DO0 from the device is read.
- Address A6~A0. This is the address field of the indexed register.
- Bit 8-15: Data DI7~DI0 (write mode). This is the data that will be written into the device (MSB first).
- Bit 8-15: Data DO7~DO0 (read mode). This is the data that will be read from the device (MSB first).

#### 6.8.3 3-Wire SPI




Figure 23: 3-Wire SPI Timing

An SPI data transfer starts with the falling edge of CSN and stops at the rising edge of CSN. SCK is the Serial Port Clock and it is controlled by the SPI master, it is high when there is no SPI transmission. SDAT is the Serial Port Data Input and Output, and it is driven at the falling edge of SCK and should be captured at the rising edge of SCK.

- Bit 0: RW bit. When 0, the data D7~D0 is written into the device. When 1, the data D7~D0 from the device is read.
- address A6~A0. This is the address field of the indexed register.
- Bit 8-15: data D7~D0 (write mode). This is the data that will be written into the device (MSB first).
- Bit 8-15: data D7~D0 (read mode). This is the data that will be read from the device (MSB first).





### 6.8.4 SPI Read Angle Register (e.g. 4-Wire SPI)




Figure 24: 4-Wire SPI Single Byte Read Angle Register

### Angle Data Register

| Reg. Address | Bit7 | Bit6        | Bit5  | Bit4  | Bit3 | Bit2 | Bit1           | Bit0 |
|--------------|------|-------------|-------|-------|------|------|----------------|------|
| 0x03         |      | Angle<13:6> |       |       |      |      |                |      |
| 0x04         |      |             | Angle | <5:0> |      |      | No_Mag_Warning | NA   |

 $0\sim360^{\circ}$  absolute angle  $\theta$  could be calculated by the below formula:

$$\theta = \frac{\sum_{i=0}^{13} Angle < i > \bullet 2^{i}}{16384} \bullet 360^{\circ}$$

Bit 0x04[1] is a diagnosed bit for No Magnet Detected. When the MT6815 could not detect enough magnetic field for proper operation, this bit is set to high.

For SPI reading angle data, MangTek provides a special data processing MCU code for better accuracy, please contact us for it.





The MT6815 provides an SPI burst read mode for faster data rate than single byte read mode as shown in Figure 25.




Figure 25: 4-Wire SPI Burst Read Angle Registers




Figure 26: 3-Wire SPI Single Byte Read Angle Registers




Figure 27: 3-Wire SPI Burst Read Angle Registers







## 7. Magnet Placement

It is required that the magnet' s center axis be aligned with the sensing element center of MT6815 with the air-gap as small as possible. Any misalignment introduces additional angle error and big air-gap also weakens the magnet field which could be sensed by the device. Magnets with larger diameter are more tolerant to DISP (off-axis misalignment) and big AG (air-gap between Magnet and device).


INL vs. DISP for Φ6 magnet



INL vs. DISP for Φ8 magnet




INL vs. DISP for  $\Phi$ 10 magnet











# 8. Mechanical Angle Direction



























# 9. Package Information

## 9.1 SOP-8 Package









| Symbol | <b>Dimensions in Millimeters</b> |       | Dimensions in Inches |       |  |
|--------|----------------------------------|-------|----------------------|-------|--|
|        | Min.                             | Max.  | Min.                 | Max   |  |
| Α      | 1.450                            | 1.750 | 0.057                | 0.069 |  |
| A1     | 0.100                            | 0.250 | 0.004                | 0.010 |  |
| A2     | 1.350                            | 1.550 | 0.053                | 0.061 |  |
| b      | 0.330                            | 0.510 | 0.013                | 0.020 |  |
| С      | 0.170                            | 0.250 | 0.007                | 0.010 |  |
| D      | 4.700                            | 5.100 | 0.185                | 0.201 |  |
| E      | 5.800                            | 6.200 | 0.228                | 0.244 |  |
| E1     | 3.800                            | 4.000 | 0.150                | 0.157 |  |
| е      | 1.270(BSC)                       |       | 0.050(BSC)           |       |  |
| L      | 0.400                            | 1.270 | 0.016                | 0.050 |  |
| θ      | 0°                               | 8°    | 0°                   | 8°    |  |
| X      | 1.94                             | 2.24  | 0.076                | 0.088 |  |
| Υ      | 1.71                             | 2.01  | 0.067                | 0.079 |  |
| Z      | 0.42                             | 0.62  | 0.016                | 0.024 |  |





## 9.2 QFN-16 Package





| Symbol | Dimensions i | n Millimeters | Dimensions in Inches |       |
|--------|--------------|---------------|----------------------|-------|
| Symbol | Min.         | Max.          | Min.                 | Max.  |
| Α      | 0.700        | 0.800         | 0.028                | 0.031 |
| A1     | 0.000        | 0.050         | 0.000                | 0.002 |
| A3     | 0.203REF     |               | 0.008REF             |       |
| D      | 2.900        | 3.100         | 0.114                | 0.122 |
| E      | 2.900        | 3.100         | 0.114                | 0.122 |
| D1     | 1.600        | 1.800         | 0.063                | 0.071 |
| E1     | 1.600        | 1.800         | 0.063                | 0.071 |
| k      | 0.275REF     |               | 0.011REF             |       |
| b      | 0.180        | 0.300         | 0.007                | 0.012 |
| e      | 0.500REF     |               | 0.020REF             |       |
| L      | 0.300        | 0.500         | 0.012                | 0.020 |
| X      | 1.690        | 1.990         | 0.066                | 0.078 |
| Υ      | 1.110        | 1.410         | 0.043                | 0.055 |
| Z      | 0.420        | 0.620         | 0.016                | 0.024 |





## 10. Copy Rights and Disclaimer

- 1. This document may not be reproduced or duplicated, in any form, in whole or in part without prior written consent of MagnTek . Copyrights © 2018, MagnTek Incorporated.
- 2. MagnTek reserves the right to make changes to the information published in this document at anytime without notice.
- 3. MagnTek' s products are limited for use in normal commercial applications. MagnTek's products are not to be used in any device or system, including but not limited to medical life support equipment and system.

For the latest version of this document, please visit our website: <a href="www.magntek.com.cn">www.magntek.com.cn</a>

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Magntek(麦歌恩)