






## SLD8N65S / SLU8N65S 650V N-Channel MOSFET

### General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

### Features

- 7.5A, 650V,  $R_{DS(on)} = 1.4\Omega @ V_{GS} = 10\text{ V}$
- Low gate charge ( typical 48nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



### Absolute Maximum Ratings $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	SLD8N65S	SLU8N65S	Units
$V_{DSS}$	Drain-Source Voltage	650		V
$I_D$	Drain Current - Continuous ( $T_c = 25^\circ\text{C}$ )	7.5		A
	- Continuous ( $T_c = 100^\circ\text{C}$ )	4.6		A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	21	A
$V_{GSS}$	Gate-Source Voltage		$\pm 30$	V
EAS	Single Pulsed Avalanche Energy	(Note 2)	128	mJ
$I_{AR}$	Avalanche Current	(Note 1)	7.5	A
$E_{AR}$	Repetitive Avalanche Energy	(Note 1)	12.6	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	3.3	V/ns
$P_D$	Power Dissipation ( $T_c = 25^\circ\text{C}$ )	78		W
	- Derate above $25^\circ\text{C}$	0.62		W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	Max		Units
		SLD8N65S	SLU8N65S	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.6		$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5		$^\circ\text{C}/\text{W}$



### Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics






Figure 6. On-Resistance Variation vs Temperature


**Typical Characteristics** (Continued)

**Figure 7. Breakdown Voltage Variation vs Temperature**


### Gate Charge Test Circuit & Waveform






### Resistive Switching Test Circuit & Waveforms



### Unclamped Inductive Switching Test Circuit & Waveforms



## Peak Diode Recovery dv/dt Test Circuit & Waveforms



单击下面可查看定价，库存，交付和生命周期等信息

>>[Maplesemi \(美浦森半导体\)](#)