

# SLD50N06T

## 60V N-Channel MOSFET

SLD50N06T

### General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as DC/DC converters and high efficiency switching for power management in portable and battery operated products.

### Features

- 50A, 60V,  $R_{DS(on)Typ} = 18m\Omega @ V_{GS} = 10V$
- Low gate charge ( typical 33nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



### Absolute Maximum Ratings

$T_c = 25^\circ C$  unless otherwise noted

Symbol	Parameter	SLD50N06T	Units
$V_{DSS}$	Drain-Source Voltage	60	V
$I_D$	Drain Current - Continuous ( $T_c = 25^\circ C$ )	50	A
	- Continuous ( $T_c = 100^\circ C$ )	30	A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	A
$V_{GSS}$	Gate-Source Voltage	$\pm 30$	V
EAS	Single Pulsed Avalanche Energy	(Note 2)	mJ
$I_{AR}$	Avalanche Current	(Note 1)	A
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	V/ns
$P_D$	Power Dissipation ( $T_c = 25^\circ C$ )	60	W
	- Derate above $25^\circ C$	0.8	W/ $^\circ C$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +175	$^\circ C$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ C$

\* Drain current limited by maximum junction temperature.

### Thermal Characteristics

Symbol	Parameter	SLD50N06T	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.5	$^\circ C/W$
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.		$^\circ C/W$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	$^\circ C/W$

## Package Marking

Part Number	Top Marking	Package	Packing Method	MOQ	QTY
SLD50N06T	SLD50N06T	D-Pak	Tape & Reel	2500	25000

## Electrical Characteristics

$T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

### Off Characteristics

$V_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60	--	--	V
$\Delta V_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.06	--	$\text{V}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$	--	--	1	$\mu\text{A}$
		$V_{DS} = 48 \text{ V}, T_C = 150^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	-100	nA

### On Characteristics

$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2.0	--	4.0	V
$R_{DS(\text{on})}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 25 \text{ A}$	--	18	22	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = 25 \text{ V}, I_D = 25 \text{ A}$ (Note 4)	--	22	--	S

### Dynamic Characteristics

$C_{iss}$	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	1300	--	pF
$C_{oss}$	Output Capacitance		--	520	--	pF
$C_{rss}$	Reverse Transfer Capacitance		--	75	--	pF

### Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 30 \text{ V}, I_D = 25 \text{ A}, R_G = 25 \Omega$ (Note 4, 5)	--	15	--	ns
$t_r$	Turn-On Rise Time		--	105	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	60	--	ns
$t_f$	Turn-Off Fall Time		--	65	--	ns
$Q_g$	Total Gate Charge	$V_{DS} = 48 \text{ V}, I_D = 50 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5)	--	33	--	nC
$Q_{gs}$	Gate-Source Charge		--	8.5	--	nC
$Q_{gd}$	Gate-Drain Charge		--	14	--	nC


### Drain-Source Diode Characteristics and Maximum Ratings

$I_S$	Maximum Continuous Drain-Source Diode Forward Current	--	--	50	A
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	200	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 50 \text{ A}$	--	--	1.4
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 50 \text{ A}, dI_F / dt = 100 \text{ A/us}$	--	60	--
$Q_{rr}$	Reverse Recovery Charge	(Note 4)	--	80	--


#### Notes:

- Repetitive Rating : Pulse width limited by maximum junction temperature
- $I_{AS} = 50\text{A}$ ,  $V_{DD} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
- $I_{SD} \leq 50\text{A}$ ,  $dI/dt \leq 200\text{A/us}$ ,  $V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ\text{C}$
- Pulse Test : Pulse width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$
- Essentially independent of operating temperature


## Typical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**


## Typical Characteristics (Continued)




**Figure 7. Breakdown Voltage Variation vs Temperature**




**Figure 8. On-Resistance Variation vs Temperature**



**Figure 9. Maximum Safe Operating Area**




**Figure 10. Maximum Drain Current vs Case Temperature**




**Figure 11-1. Transient Thermal Response Curve**


## Gate Charge Test Circuit & Waveform






## Resistive Switching Test Circuit & Waveforms





## Unclamped Inductive Switching Test Circuit & Waveforms



## Peak Diode Recovery dv/dt Test Circuit & Waveforms



## TO-252 OUTLINE



## NOTE:

- 1The plastic package is not marked as smooth surfaceRa=0.1;Subglossy surfaceRa=0.8
- 2.Undeclared tolerance $\pm 0.25$ ,Unmarked filletRmax=0.25

单击下面可查看定价，库存，交付和生命周期等信息

>>[Maplesemi \(美浦森半导体\)](#)