

# MSF540S / MSP540S



## 100V N-Channel Power MOSFET

### General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology

### Features

- 33A, 100V,  $R_{DS(on)}$  typ. = 33mΩ@ $V_{GS} = 10$  V
- Extended Safe Operating Area
- Ease of Parallelizing
- Fast Switching
- 100% avalanche tested
- 100% Single Pulse avalanche energy Test



### Absolute Maximum Ratings

Symbol	Parameter	MSF540S	MSP540S	Units
$V_{DSS}$	Drain-to-Source Breakdown Voltage	100		V
$I_D$	Drain Current - Continuous ( $T_c = 25^\circ\text{C}$ )	33		A
	Drain Current - Continuous ( $T_c = 100^\circ\text{C}$ )	23		A
$I_{DM}$	Drain Current - Pulsed	110		A
$V_{GS}$	Gate-Source Voltage	$\pm 20$		V
$P_{tot}$	Power Dissipation ( $T_c = 25^\circ\text{C}$ )	83	130	W
$T_J$	Operating Junction Temperature Range	-55 to +150		°C
EAS	Single Pulsed Avalanche Energy (Note 2)	695		mJ

### Electrical Characteristics @ $T_J=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{DS}$	Drain-source Voltage	$V_{GS} = 0\text{V}$ , $I_D = 250\mu\text{A}$	100			V
$R_{DS(on)}$	Static Drain-to-Source on-Resistance	$V_{GS} = 10\text{V}$ , $I_D = 20\text{A}$		33	44	$\text{m}\Omega$
$V_{GS(\text{th})}$	Gated Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250\mu\text{A}$	2.0	3.0	4.0	V

IDSS	Zero Gate Voltage Drain Current	VDS=100V, VGS = 0V			2.5	µA
IGSS(F)	Gated Body Leakage Current	VGS = +20V,			100	nA
IGSS(R)	Gated Body Leakage Current	VGS = -20V,			-100	nA
Ciss	Input Capacitance	VGS =0V, VDS=25V, f=1.0MHZ	1239			pF
Coss	Output Capacitance		247			pF
Crss	Reverse Transfer Capacitance		44			pF
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =80V I <sub>D</sub> =16A V <sub>GS</sub> =10V	46.7			nC
Q <sub>qs</sub>	Gate-Source Charge		8.7			nC
Q <sub>qd</sub>	Gate-Drain Charge		17.0			nC
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =50V,I <sub>D</sub> =16A	10			nS
t <sub>r</sub>	Turn-on Rise Time		4			nS
t <sub>d(off)</sub>	Turn-off Delay Time		46			nS
t <sub>f</sub>	Turn-off Fall Time	V <sub>GS</sub> =10V,R <sub>G</sub> =5.1Ω	13			nS

### Source-Drain Diode Maximum Ratings and Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I <sub>SD</sub>	S-D Current(Body Diode)				33	A
I <sub>SDM</sub>	Pulsed S-D Current(Body Diode)				110	A
VSD	Diode Forward Voltage	VGS =0V, IDS=16A			1.2	V
t <sub>rr</sub>	Reverse Recovery Time	T <sub>J</sub> =25°C,I <sub>F</sub> =16A,dI/dt=100A/us	98			nS
Q <sub>rr</sub>	Reverse Recovery Charge		0.4			nC

\*Pulse Test: Pulse Width≤300µs, Duty Cycle≤2%

### Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case	0.96	1.55	°C/W
R <sub>θJA</sub>	Junction-to-Ambient	62.5	80.0	°C/W

## Typical Characteristics




Figure 1. Typical Output Characteristics




Figure 2. Typical Output Characteristics




Figure 3. Typical Capacitance Vs Drain-Source Voltage













Figure 4. On-Resistance Vs Drain Current

**Figure 5.** Maximum Drain Current Vs Temperature**Figure 6.** Typical Gate Charge Vs Gate-Source Voltage**Figure 7.** Maximum Safe Operating Area

**Figure 8 a.** Switching Time Test Circuit**Figure 8 b.** Switching Time Waveforms**Figure 9 a.** Gate Charge Test Circuit**Figure 9 b.** Basic Gate Charge Waveforms**Figure 10 a.** Unclamped Inductive Switching Test Circuit**Figure 10 b.** Switching Test Waveforms

单击下面可查看定价，库存，交付和生命周期等信息

>>[Maplesemi \(美浦森半导体\)](#)