

#### **GENERAL DESCRIPTION**

The MC3413 is a low-noise, integrated digital output 3-axis accelerometer with a feature set optimized for cell phones and consumer product motion sensing. Applications include user interface control, gaming motion input, electronic compass tilt compensation for cell phones, game controllers, remote controls and portable media products.

Low noise and low power are inherent in the monolithic fabrication approach, where the MEMS accelerometer is integrated in a single-chip with the electronics integrated circuit.

In the MC3413 the internal sample rate can be set from 0.25 to 256 samples / second. Specific tap or sample acquisition conditions can trigger an interrupt to a remote MCU. Alternatively, the device supports the reading of sample and event status via polling.

#### FEATURES

Range, Sampling & Power

- ±2,4,8,12 or 16g ranges
- 8, 10 or 14-bit resolution
- 0.25 256 samples/sec
- 50 130 µA typical current

**Event Detection** 

- Low-noise architecture minimizes
   false triggering
- Independent X, Y, Z Tap

Simple System Integration

- I2C interface, up to 400 kHz
- 2 × 2 × 0.92 mm 12-pin package
   Pin-compatible to Bosch BMA2xx
- Single-chip 3D silicon MEMS
- <200µg / √Hz noise</li>



Information furnished by MEMSIC is believed to be accurate and reliable. However, no responsibility is assumed by MEMSIC for its use, or for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of MEMSIC.

© MEMSIC Semiconductor (Tianjin) Co., Ltd.

Room 4-501, Financial Center, No. 158, West Third Road, Tianjin Airport Economic Zone, Tianjin, China, 300308

Tel: +86 022-59896226 www.memsic.com

#### MEMSIC MC3413 APS-048-0029 v1.8

Page 1 of 46

Formal release date: 2020/07/09

## TABLE OF CONTENTS

1		Orc	ler Information4
2		Fur	nctional Block Diagram
3		Pad	ckaging and Pin Description6
3	3.1		Package Outline
3	3.2		Package Orientation7
3	3.3		Pin Description
3	3.4		Typical Application Circuits
3	3.5		Tape and Reel
4		Spe	ecifications13
2	1.1		Absolute Maximum Ratings
4	1.2		Sensor Characteristics
2	1.3		Electrical and Timing Characteristics
	4.	3.1	Electrical Power and Internal Characteristics
	4.	3.2	I2C Electrical Characteristics
	4.	3.3	I2C Timing Characteristics 17
5		Gei	neral Operation
5	5.1		Sensor Sampling
5	5.2		Offset and Gain Calibration
5	5.3		Tap Detection
6		Ope	erational States
7		Ope	erational State Flow
8		Inte	errupts
8	3.1		Enabling and Clearing Interrupts
8	3.2		ACQ_INT Interrupt
9		Sar	npling
ę	9.1		Continuous Sampling
10		I2C	Interface
1	0.1		Physical Interface
1	0.2	2	Timing
1	0.3	5	I2C Message Format
1	0.4	Ļ	Watchdog Timer

11 R	egister Interface	
11.1	Register Summary	27
11.2	SR Status Register	29
11.3	OPSTAT Device Status Register	30
11.4	INTEN Interrupt Enable Register	31
11.5	MODE Register	32
11.6	SRTFR Sample Rate and Tap Feature Register	33
11.7	TAPEN Tap Control Register	
11.8	TTTRX,TTTRY, TTTRZ X, Y and Z Tap Duration and Threshold Registers	35
11.9	XOUT_EX, YOUT_EX & ZOUT_EX X, Y, Z-Axis Acceleration Registers	
11.10	OUTCFG Output Configuration Register	37
11.11	X-Axis Offset Registers	38
11.12	Y-Axis Offset Registers	39
11.13	Z-Axis Offset Registers	40
11.14	X-Axis Gain Registers	41
11.15	Y-Axis Gain Registers	42
11.16	Z-Axis Gain Registers	43
11.17	PCODE Product Code	44
12 In	dex of Tables	45
13 R	evision History	46

### **1 ORDER INFORMATION**

Part Number	Resolution	Order Number	Package	Shipping
MC3413	8 to 14-bit	MC3413	VLGA-12	Tape & Reel, 5Ku

Table 1. Order Information

MEMSIC MC3413 APS-048-0029 v1.8

Page 4 of 46

Formal release date: 2020/07/09

### **2 FUNCTIONAL BLOCK DIAGRAM**



#### Figure 1. Block Diagram

MEMSIC MC3413 APS-048-0029 v1.8

Page 5 of 46

Formal release date: 2020/07/09

### **3 PACKAGING AND PIN DESCRIPTION**

### 3.1 PACKAGE OUTLINE



Figure 2. Package Outline and Mechanical Dimensions

### 3.2 PACKAGE ORIENTATION





Figure 4. Package Axis Reference

### 3.3 PIN DESCRIPTION

Pin	Name	Function	
1	NC	No connect	
2	SDA <sup>1</sup>	I2C serial data input/output	
3	VDD/VDDIO	Power supply	
4	NC	No connect	
5	INTN <sup>2</sup>	Interrupt active LOW <sup>3</sup>	
6	VPP	Connect to GND	
7	NC	No Connect	
8	NC	No Connect	
9	GND	Ground	
10	NC	No Connect	
11	NC	No connect	
12	SCL <sup>1</sup>	I2C serial clock input	

#### Table 2. Pin Description

Notes:

- This pin requires a pull-up resistor, typically 4.7kΩ to pin VDD/VDDIO. Refer to I2C Specification for Fast-Mode devices. Higher resistance values can be used (typically done to reduce current leakage) but such applications are outside the scope of this datasheet.
- This pin can be configured by software to operate either as an open-drain output or push-pull output (<u>MODE Register</u>). If set to open-drain, then it requires a pull-up resistor, typically 4.7kΩ to pin VDD/VDDIO.
- 3) INTN pin polarity is programmable in the **MODE Register**.

### 3.4 TYPICAL APPLICATION CIRCUITS



NOTE<sup>1</sup>: Rp are typically 4.7kΩ pullup resistors to VDD/VDDIO, per I2C specification. When pin VDD/VDDIO is powered down, SDA and SCL will be driven low by internal ESD diodes.
 NOTE<sup>2</sup>: Attach typical 4.7kΩ pullup resistor if INTN is defined as open-drain.

#### Figure 5. Typical Application Circuit For 3DOF Solution

In typical applications, the interface power supply may contain significant noise from external sources and other circuits which should be kept away from the sensor. Therefore, for some applications a lower-noise power supply might be desirable to power the VDD/VDDIO pin.



- NOTE<sup>1</sup>: Rp are typically 4.7kΩ pullup resistors to VDD/VDDIO, per I2C specification. When pin VDD/VDDIO is powered down, SDA and SCL will be driven low by internal ESD diodes. NOTE<sup>2</sup>: Attach typical 4.7kΩ pullup resistor if INTN is defined as open-drain.
- NOTE<sup>3</sup>: **Bold pin names** are from MC6470 and MC7030. Connection to VDDM is required, INTM and A5 are optional.

#### Figure 6. Typical Application Circuit For 3DOF, 6DOF, 9DOF Pin Compatibility (MC6470 and MC7030)

In typical applications, the interface power supply may contain significant noise from external sources and other circuits which should be kept away from the sensor. Therefore, for some applications a lower-noise power supply might be desirable to power the VDD/VDDIO pin.

### 3.5 TAPE AND REEL

Devices are shipped in reels, in standard cardboard box packaging. See <u>Figure 7. MC3413</u> <u>Tape Dimensions</u> and <u>Figure 8. MC3413 Reel Dimensions</u>.



- Dimensions in mm.
- 10 sprocket hole pitch cumulative tolerance ±0.2
- Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

#### Figure 7. MC3413 Tape Dimensions



#### Figure 8. MC3413 Reel Dimensions

### **4 SPECIFICATIONS**

### 4.1 ABSOLUTE MAXIMUM RATINGS

Parameters exceeding the Absolute Maximum Ratings may permanently damage the device.

Rating	Symbol	Minimum / Maximum Value	Unit
Supply Voltages	Pin VDD/VDDIO	-0.3 / +3.6	V
Acceleration, any axis, 100 µs	<b>9</b> мах	10000	g
Ambient operating temperature	T <sub>OP</sub>	-40 / +85	°C
Storage temperature	T <sub>STG</sub>	-40 / +125	٥C
ESD human body model	НВМ	± 2000	V
Latch-up current at $T_{op}$ = 25 <sup>o</sup> C	ILU	200	mA
Input voltage to non-power pin	Pins INTN, SCL and SDA	-0.3 / (VDD + 0.3) or 3.6 whichever is lower	V

Table 3. Absolute Maximum Ratings

### 4.2 SENSOR CHARACTERISTICS

VDD = 2.8V,  $T_{op}$  = 25  $^{0}C$  unless otherwise noted

Parameter	Conditions	Min	Тур	Max	Unit
Acceleration range	Resolution and range set in <u>OUTCFG Output Configuration</u> <u>Register</u>		±2 ±4 ±8 ±12 ±16		g
Sensitivity	Depends on settings in OUTCFG Output Configuration Register	8		4096	LSB/g
Sensitivity Temperature Coefficient <sup>1</sup>	-10 ≤ T <sub>op</sub> ≤ +55 <sup>0</sup> C		± 0.025		%/ºC
Zero-g Offset			± 80		mg
Zero-g Offset Temperature Coefficient <sup>1</sup>	-10 ≤ T <sub>op</sub> ≤ +55 <sup>0</sup> C		± 1		mg/ºC
Noise Density <sup>1</sup>			X,Y: 125 Z: 200		µg/√Hz
Nonlinearity <sup>1</sup>			2		% FS
Cross-axis Sensitivity 1	Between any two axes		2		%

Table 4. Sensor Characteristics

<sup>&</sup>lt;sup>1</sup> Values are based on device characterization, not tested in production.

### 4.3 ELECTRICAL AND TIMING CHARACTERISTICS

### 4.3.1 ELECTRICAL POWER AND INTERNAL CHARACTERISTICS

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Supply voltage <sup>2</sup>	Pin VDD/VDDIO	VDD	1.7		3.6	V
Sample Rate Tolerance <sup>3</sup>		Tclock	-10		10	%

Test condition: VDD = 2.8V,  $T_{op}$  = 25 <sup>o</sup>C unless otherwise noted

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Standby current		I <sub>ddsb</sub>		4		μA
WAKE state supply	(highly dependent on sample	l <sub>dd0.25</sub>		50		μA
current	Tate)	dd256		130		
Pad Leakage	Per I/O pad	I pad	-1	0.01	1	μA

**Table 5. Electrical Characteristics** 

<sup>&</sup>lt;sup>2</sup> Min and Max limits are hard limits without additional tolerance.

<sup>&</sup>lt;sup>3</sup> Values are based on device characterization, not tested in production.

### 4.3.2 I2C ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Мах	Unit
LOW level input voltage	VIL	-0.5	0.3*VDD	V
HIGH level input voltage	VIH	0.7*VDD	-	V
Hysteresis of Schmitt trigger inputs	Vhys	0.05*VDD	-	V
Output voltage, pin INTN, Iol ≤ 2 mA	Vol	0	0.4	V
	Voh	0	0.9*VDD	V
Output voltage, pin SDA (open drain), Iol ≤ 1 mA	Vols	-	0.1*VDD	V
Input current, pins SDA and SCL (input voltage between 0.1*VDD and 0.9*VDD max)	li	-10	10	μA
Capacitance, pins SDA and SCL <sup>4</sup>	Ci	-	10	pF

#### Table 6. I2C Electrical and Timing Characteristics

### NOTES:

- If multiple slaves are connected to the I2C signals in addition to this device, only 1 pullup resistor on each of SDA and SCL should exist. Also, care must be taken to not violate the I2C specification for capacitive loading.
- When pin VDD/VDDIO is not powered and set to 0V, INTN, SDA and SCL will be held to VDD plus the forward voltage of the internal static protection diodes, typically about 0.6V.
- When pin VDD/VDDIO is disconnected from power or ground (e.g. Hi-Z), the device may become inadvertently powered up through the ESD diodes present on other powered signals.

<sup>&</sup>lt;sup>4</sup> Values are based on device characterization, not tested in production.

### 4.3.3 I2C TIMING CHARACTERISTICS



Figure 9. I2C Interface Timing

		Stan Mo	dard ode	Fast	Mode	
Parameter	Description	Min	Max	Min	Max	Units
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HD; STA</sub>	Hold time (repeated) START condition	4.0	-	0.6	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	-	1.3	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	-	0.6	-	μs
t <sub>su;sta</sub>	Set-up time for a repeated START condition	4.7	-	0.6	-	μs
t <sub>HD;DAT</sub>	Data hold time	5.0	-	-	-	μs
t <sub>su;dat</sub>	Data set-up time	250	-	100	-	ns
t <sub>su;sto</sub>	Set-up time for STOP condition	4.0	-	0.6	-	μs
t <sub>BUF</sub>	Bus free time between a STOP and START	4.7	-	1.3	-	μs

### Table 7. I2C Timing Characteristics

NOTE: Values are based on I2C Specification requirements, not tested in production.

### See also Section 10.3 I2C Message Format.

### **5 GENERAL OPERATION**

The device supports the reading of samples and device status upon interrupt or via polling.

### 5.1 SENSOR SAMPLING

Measurement data is stored in the "extended" registers XOUT\_EX, YOUT\_EX, and ZOUT\_EX. The byte with the lower address of the byte pair is the least significant byte while the byte with the next higher address is the most significant byte. The measurement data is represented as 2's complement format.

The desired resolution and full scale acceleration range are set in **OUTCFG Output Configuration Register**.

### 5.2 OFFSET AND GAIN CALIBRATION

Digital offset and gain calibration can be performed on the sensor, if necessary, in order to reduce the effects of post-assembly influences and stresses which may cause the sensor readings to be offset from their factory values.

### 5.3 TAP DETECTION

The device supports directional tap detection in  $\pm X$ ,  $\pm Y$  or  $\pm Z$ . Each axis is independent, although only one direction per axis is supported simultaneously. The threshold, duration, and dead-time of tap detection can be set for each axis, and six flag/status bits are maintained in a status register. The tap hardware uses a second order high-pass filter to detect fast impulse/transition acceleration events. The external interrupt pin can be used to indicate that a tap event has been detected.

MEMSIC MC3413 APS-048-0029 v1.8

### 6 OPERATIONAL STATES

The device has two states of operation: STANDBY (the default state after power-up), and WAKE.

The STANDBY state offers the lowest power consumption. In this state, the I2C interface is active and all register reads and writes are allowed. There is no event detection, sampling, or acceleration measurement in the STANDBY state. Internal clocking is halted. Complete access to the register set is allowed in this state, but interrupts cannot be serviced. The device defaults to the STANDBY state following power-up. The time to change states from STANDBY to WAKE is less than 10uSec.

## Registers can be written (and therefore resolution, range. thresholds and other settings changed) only when the device is in STANDBY state.

The I2C interface allows write access to all registers only in the STANDBY state. In WAKE state, the only I2C register write access permitted is to the **MODE Register**. Full read access is allowed in all states.

State	I2C Bus	Description
STANDBY	Device responds to I2C bus (R/W)	Device is powered; Registers can be accessed via I2C. Lowest power state. No interrupt generation, internal clocking disabled. Default power-on state.
WAKE	Device responds to I2C bus (Read)	Continuous sampling and reading of sense data. All registers except the MODE Register are read-only.

Table 8. Operational States

### 7 OPERATIONAL STATE FLOW

**Figure 10. Operational State Flow** shows the operational state flow for the device. The device defaults to STANDBY following power-on.



Figure 10. Operational State Flow

The operational state may be forced to a specific state by writing into the OPCON bits, as shown below. Two bits are specified in order to promote software compatibility with other MEMSIC devices. The operational state will stay in the mode specified until changed:

Action	Setting	Effect
Force Wake State	OPCON[1:0] = 01	<ul><li>Switch to WAKE state and stay there</li><li>Continuous sampling</li></ul>
Force Standby State	OPCON[1:0] = 00	<ul> <li>Switch to STANDBY state and stay there</li> <li>Disable sensor and event sampling</li> </ul>

**Table 9. Forcing Operational States** 

### 8 INTERRUPTS

The sensor device utilizes output pin INTN to signal to an external microprocessor that an event has been sensed. The microprocessor would contain an interrupt service routine which would perform certain tasks after receiving this interrupt and reading the associated status bits, perhaps after a sample was made ready. If interrupts are to be used, the microprocessor must set up the registers in the sensor so that when a specific event is detected, the microprocessor would receive the interrupt and the interrupt service routine would be executed. If polling is used there is no need for the interrupt registers to be set up.

For products that will instead use polling, the method of reading sensor data would be slightly different. Instead of receiving an interrupt when an event occurs, the microprocessor must periodically poll the sensor and read status data (the INTN pin is not used). For most applications, this is likely best done at the sensor sampling rate or faster.

Note that at least one I2C STOP condition must be present between samples in order for the sensor to update the sample data registers.

### 8.1 ENABLING AND CLEARING INTERRUPTS

The **<u>SR Status Register</u>** contains the flag bits for the sample acquisition interrupt ACQ\_INT. The **<u>INTEN Interrupt Enable Register</u>** determines if a flag event generates interrupts.

The flags (and interrupts) are cleared and rearmed each time the **SR Status Register** is read.

When an event is detected, it is masked with a flag bit in the **INTEN Interrupt Enable Register**, and then the corresponding status bit is set in the **SR Status Register**.

The polarity and driving mode of the external interrupt signal may be chosen by setting the IPP and IAH bits in the **MODE Register**.

### 8.2 ACQ\_INT INTERRUPT

The ACQ\_INT flag bit in the <u>SR Status Register</u> is always active. This bit is cleared when it is read. When a sample has been produced, an interrupt will be generated only if the ACQ\_INT\_EN bit in the <u>INTEN Interrupt Enable Register</u> is active. Note that the frequency of this ACQ\_INT bit being set active is always the same as the sample rate.

### 9 SAMPLING

### 9.1 CONTINUOUS SAMPLING

The device has the ability to read all sampled readings in a continuous sampling fashion. The device always updates the XOUT, YOUT, and ZOUT registers at the chosen ODR.

An optional interrupt can be generated each time the sample registers have been updated (ACQ\_INT interrupt bit in the <u>INTEN Interrupt Enable Register</u>). See Sections <u>8.2</u> and <u>SR</u> <u>Status Register</u> for ACQ\_INT operation and options.

### 10 I2C INTERFACE

### **10.1 PHYSICAL INTERFACE**

The I2C slave interface operates at a maximum speed of 400 kHz. The SDA (data) is an opendrain, bi-directional pin and the SCL (clock) is an input pin.

### The device always operates as an I2C slave.

An I2C master initiates all communication and data transfers and generates the SCL clock that synchronizes the data transfer. The I2C device address depends upon the state of the VPP pin during power-up as shown in the table below.

An optional I2C watchdog timer reset can be enabled to prevent bus stall conditions. When enabled, the sensor I2C circuitry will reset itself if the master takes too long to issue clocks to the sensor during a read cycle (i.e. if there is a gap in SCL clocks of more than about 200mSec). A status bit can be read to observe if this condition has occurred.

<u>7-bit Device ID</u>	<u>8-bit Address –</u> <u>Write</u>	<u>8-bit Address –</u> <u>Read</u>	<u>VPP level upon</u> power-up
0x4C (0b1001100)	0x98	0x99	GND
0x6C (0b1101100)	0xD8	0xD9	VDD

### Table 10. I2C Address Selection

The I2C interface remains active as long as power is applied to the VDD/VDDIO pin. In STANDBY state the device responds to I2C read and write cycles, but interrupts cannot be serviced or cleared. All registers can be written in the STANDBY state, but in WAKE only the **MODE Register** can be modified.

Internally, the registers which are used to store samples are clocked by the sample clock gated by I2C activity. Therefore, in order to allow the device to collect and present samples in the sample registers at least one I2C STOP condition must be present between samples.

Refer to the I2C specification for a detailed discussion of the protocol. Per I2C requirements, SDA is an open drain, bi-directional pin. SCL and SDA each require an external pull-up resistor, typically  $4.7k\Omega$ .

### **10.2 TIMING**

See Section 4.3.3 I2C Timing Characteristics for I2C timing requirements.

### 10.3 I2C MESSAGE FORMAT

## Note that at least one I2C STOP condition must be present between samples in order for the sensor to update the sample data registers.

The device uses the following general format for writing to the internal registers. The I2C master generates a START condition, and then supplies the 7-bit device ID. The  $8^{th}$  bit is the R/W# flag (write cycle = 0). The device pulls SDA low during the  $9^{th}$  clock cycle indicating a positive ACK.

The second byte is the 8-bit register address of the device to access, and the last byte is the data to write.



#### Figure 11. I2C Message Format, Write Cycle, Single Register Write

In a read cycle, the I2C master writes the device ID (R/W#=0) and register address to be read. The master issues a RESTART condition and then writes the device ID with the R/W# flag set to '1'. The device shifts out the contents of the register address.



Figure 12. I2C Message Format, Read Cycle, Single Register Read

The I2C master may write or read consecutive register addresses by writing or reading additional bytes after the first access. The device will internally increment the register address.

If an I2C burst read operation reads past register address 0x12 the internal address pointer "wraps" to address 0x03 and the contents of the <u>SR Status Register</u> are returned.

### **10.4 WATCHDOG TIMER**

When enabled (see <u>MODE Register</u>), the I2C watchdog timer prevents bus stall conditions in cases where the master does not provide enough clocks to the slave to complete a read cycle.

During a read cycle, the slave that is actively driving the bus (SDA pin) will not release the bus until 9 SCL clock edges are detected. While the SDA pin is held low by a slave open-drain output, any other I2C devices attached to the sample bus will be unable to communicate. If the slave does not see 9 SCL clocks from the master within the timeout period, the slave will assume a system problem has occurred and so the I2C circuitry will be reset, the SDA pin released and the sensor made ready for additional I2C commands.

No other changes to registers are made.

When enabled, the I2C watchdog timer does not resolve why the master did not provide enough clocks to complete a read cycle, but it does prevent a slave from holding the bus indefinitely.

When enabled, the timeout period is about 200mSec.

When an I2C watchdog timer event is triggered, the I2C\_WDT bit in register will be set active by the Watchdog timer hardware. External software can detect this status by noticing this bit is active. The act of reading register 0x04 will clears the status.

### **11 REGISTER INTERFACE**

The device has a simple register interface which allows a MCU or I2C master to configure and monitor all aspects of the device. This section lists an overview of user programmable registers. By convention, Bit 0 is the least significant bit (LSB) of a byte register.

MEMSIC MC3413 APS-048-0029 v1.8

Page 26 of 46

### 11.1 REGISTER SUMMARY

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W⁵
0x00-	0x02					RESERVE	D <sup>6</sup>					
0x03	SR	Status Register	ACQ_INT	Resv	TAP_ZN	TAP_ZP	TAP_YN	TAP_YP	TAP_XN	TAP_XP	0x00	R
0x04	OPSTAT	Operational Device Status Register	ΟΤΡΑ	Resv	Resv	I2C_WDT	Resv	Resv	OPSTAT [1]	OPSTAT [0]	0x00	R
0x05						RESERVE	D					
0x06	INTEN	Interrupt Enable <u>Register</u>	ACQ_INT_ EN	Resv	TIZNEN	TIZPEN	TIYNEN	TIYPEN	TIXNEN	TIXPEN	0x00	w
0x07	MODE	Mode Register	IAH	IPP	I2C_WDT _POS	I2C_WDT_ NEG	Resv	07	OPCON [1]	OPCON [0]	0x00	w
0x08	SRTFR	<u>Sample Rate and</u> Tap Feature Register	TAP_LATCH	FLIP_TAPZ	FLIP_TAPY	FLIP_TAPX	RATE[3]	RATE[2]	RATE[2]	RATE[0]	0x00	w
0x09	TAPEN	Tap Control Register	TAP_EN	THRDUR	TAPZNEN	TAPZPEN	TAPYNEN	TAPYPEN	TAPXNEN	TAPXPEN	0x00	w
0x0A	TTTRX	X Tap Duration and Threshold Register	TTTRX[7]	TTTRX[6]	TTTRX[5]	TTTRX[4]	TTTRX[3]	TTTRX[2]	TTTRX[1]	TTTRX[0]	0x00	w
0x0B	TTTRY	Y Tap Duration and Threshold Register	TTTRY[7]	TTTRY[6]	TTTRY[5]	TTTRY[4]	TTTRY[3]	TTTRY[2]	TTTRY[1]	TTTRY[0]	0x00	w
0x0C	TTTRZ	Z Tap Duration and Threshold Register	TTTRZ[7]	TTTRZ[6]	TTTRZ[5]	TTTRZ[4]	TTTRZ[3]	TTTRZ[2]	TTTRZ[1]	TTTRZ[0]	0x00	w
0x0D	XOUT _EX_L	XOUT Extended <u>Register</u>	XOUT _EX[7]	XOUT _EX[6]	XOUT _EX[5]	XOUT _EX[4]	XOUT _EX[3]	XOUT _EX[2]	XOUT _EX[1]	XOUT _EX[0]	0x00	R
0x0E	XOUT _EX_H	XOUT Extended <u>Register</u>	XOUT _EX[15]	XOUT _EX[14]	XOUT _EX[13]	XOUT _EX[12]	XOUT _EX[11]	XOUT _EX[10]	XOUT _EX[9]	XOUT _EX[8]	0x00	R
0x0F	YOUT _EX_L	<u>YOUT Extended</u> <u>Register</u>	YOUT _EX[7]	YOUT _EX[6]	YOUT _EX[5]	YOUT _EX[4]	YOUT _EX[3]	YOUT _EX[2]	YOUT _EX[1]	YOUT _EX[0]	0x00	R
0x10	YOUT _EX_H	YOUT Extended Register	YOUT _EX[15]	YOUT _EX[14]	YOUT _EX[13]	YOUT _EX[12]	YOUT _EX[11]	YOUT _EX[10]	YOUT _EX[9]	YOUT _EX[8]	0x00	R
0x11	ZOUT _EX_L	ZOUT Extended <u>Register</u>	ZOUT _EX[7]	ZOUT _EX[6]	ZOUT _EX[5]	ZOUT _EX[4]	ZOUT _EX[3]	ZOUT _EX[2]	ZOUT _EX[1]	ZOUT _EX[0]	0x00	R
0x12	ZOUT _EX_H	ZOUT Extended Register	ZOUT _EX[15]	ZOUT _EX[14]	ZOUT _EX[13]	ZOUT _EX[12]	ZOUT _EX[11]	ZOUT _EX[10]	ZOUT _EX[9]	ZOUT _EX[8]	0x00	R
0x13-	0x1F				I	RESERVE	D		I	1	I.	
0x20	OUTCFG	Output Configuration Register	07	RANGE[2]	RANGE[1]	RANGE[0]	Resv	RES[2]	RES[1]	RES[0]	0x00	w
0x21	XOFFL	X-Offset LSB Register	XOFF[7]	XOFF[6]	XOFF[5]	XOFF[4]	XOFF[3]	XOFF[2]	XOFF[1]	XOFF[0]	Per chip	w
0x22	XOFFH	<u>X-Offset</u> MSB Register	XGAIN[8]	XOFF[14]	XOFF[13]	XOFF[12]	XOFF[11]	XOFF[10]	XOFF[9]	XOFF[8]	Per chip	w
0x23	YOFFL	<u>Y-Offset</u> LSB Register	YOFF[7]	YOFF[6]	YOFF[5]	YOFF[4]	YOFF[3]	YOFF[2]	YOFF[1]	YOFF[0]	Per chip	w

<sup>&</sup>lt;sup>5</sup> 'R' registers are read-only, via external I2C access. 'W' registers are read-write, via external I2C access.

<sup>&</sup>lt;sup>6</sup> Registers designated as 'RESERVED' should not be accessed by software.

<sup>&</sup>lt;sup>7</sup> Software must always write a zero '0' to this bit.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	POR Value	R/ W⁵
0x24	YOFFH	<u>Y-Offset</u> <u>MSB Register</u>	YGAIN[8]	YOFF[14]	YOFF[13]	YOFF[12]	YOFF[11]	YOFF[10]	YOFF[9]	YOFF[8]	Per chip	w
0x25	ZOFFL	Z-Offset LSB Register	ZOFF[7]	ZOFF[6]	ZOFF[5]	ZOFF[4]	ZOFF[3]	ZOFF[2]	ZOFF[1]	ZOFF[0]	Per chip	w
0x26	ZOFFH	<u>Z-Offset</u> <u>MSB Register</u>	ZGAIN[8]	ZOFF[14]	ZOFF[13]	ZOFF[12]	ZOFF[11]	ZOFF[10]	ZOFF[9]	ZOFF[8]	Per chip	w
0x27	XGAIN	<u>X Gain Register</u>	X Gain Register       XGAIN[7]       XGAIN[6]       XGAIN[5]       XGAIN[4]       XGAIN[3]       XGAIN[2]       XGAIN[1]       XGAIN[0]							Per chip	w	
0x28	YGAIN	Y Gain Register         YGAIN[7]         YGAIN[6]         YGAIN[5]         YGAIN[4]         YGAIN[3]         Y						YGAIN[2]	YGAIN[1]	YGAIN[0]	Per chip	w
0x29	ZGAIN	<u>Z Gain Register</u>	ZGAIN[4]	ZGAIN[3]	ZGAIN[2]	ZGAIN[1]	ZGAIN[0]	Per chip	w			
0x2A-	0x3A	RESERVED										
0x3B	PCODE	Product Code     0     0     0     1     *8     *8     0     Pe       Register     0     0     0     1     *8     *8     0     Pe							Per chip	R		
0x3C	to 0x3F					RESERVE	D					

Table 11. Register Summary<sup>9</sup>

 <sup>&</sup>lt;sup>8</sup> Bits denoted with '\*' might be any value, set by the factory. Software should ignore these bits.
 <sup>9</sup> No registers are updated with new event status or samples while a I2C cycle is in process.

### 11.2 SR STATUS REGISTER

This register contains the flag/event bits for tap detection and sample acquisition. The TAP bits will only transition if the corresponding enable bit has been set in register 0x09, the TAP control register. Each read to this register will clear the latched event(s) and re-arm the flag for the next event.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x03	TAPR	Tap Status Register	ACQ_INT	Resv	TAP_ZN	TAP_ZP	TAP_YN	ΤΑΡ_ΥΡ	TAP_XN	TAP_XP	0x00	R

TAP_XP	Positive X-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_XN	Negative X-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_YP	Positive Y-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_YN	Negative Y-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_ZP	Positive Z-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_ZN	Negative Z-axis TAP detected, flag is set in polling mode or interrupt mode.
ACQ_INT	Sample has been acquired, flag bit is set in polling mode or interrupt mode. This bit cannot be disabled and is always set be hardware when a sample is ready. The host must poll at the sample rate or faster to see this bit transition.

Table 12. SR Status Register

### **11.3 OPSTAT DEVICE STATUS REGISTER**

The device status register reports various conditions of the sensor circuitry.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x04	OPSTAT	Operational Device Status Register	ΟΤΡΑ	Resv	Resv	I2C_WDT	Resv	Resv	OPSTAT [1]	OPSTAT [0]	0x00	R

OPSTAT[1:0]	Sampling State Register Status, Wait State Register Status 00: Device is in STANDBY state, no sampling 01: Device is in WAKE state, sampling at set sample rate 10: Reserved 11: Reserved
I2C_WDT	<ul> <li>I2C watchdog timeout</li> <li>0: No watchdog event detected</li> <li>1: Watchdog event has been detected by hardware, I2C slave state machine reset to idle. This flag is cleared by reading this register.</li> </ul>
ΟΤΡΑ	One-time Programming (OTP) activity status 0: Internal memory is idle and the device is ready for use 1: Internal memory is active and the device is not yet ready for use

Table 13. OPSTAT Device Status Register

### 11.4 INTEN INTERRUPT ENABLE REGISTER

The interrupt enable register allows the flag bits for specific TAP and sample events to also trigger a transition of the external INTN pin. This is the only effect these bits have as the flag bits will be set/cleared in the <u>SR Status Register</u> regardless of which interrupts are enabled in this register.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	POR Value	R/ W
0x06	INTEN	Interrupt Enable Register	ACQ_INT_ EN	Resv	TIZNEN	TIZPEN	TIYNEN	TIYPEN	TIXNEN	TIXPEN	0x00	w

TIXPEN       0. Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIXNEN       Negative X-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         Positive Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         Positive Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.
The INTN pad will transition.         TIXNEN       Negative X-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIYPEN       O: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.
TIXNENNegative X-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.TIYPENPositive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.TIYPENNegative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.TIYNENNegative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.TIZPENPositive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.TIZPENPositive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.
TIXNEN       0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         THYPEN       Positive Y-axis TAP interrupt enable         0: Disabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         THYNEN         TIYNEN         TIYNEN         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN       Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIYPEN       Positive Y-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIYPEN       Negative Y-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIYNEN       Negative Y-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIZPEN       Positive Z-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIZPEN       Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.
The INTN pad will transition.         Positive Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIYNEN       Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         THZPEN       Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.
TIYPEN       Positive Y-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIYNEN       Negative Y-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIYNEN       0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN       Positive Z-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN       The INTN pad will transition.
TIYPEN       0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         TIYNEN         Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIYNEN       0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN       0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN       0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIYNEN       Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIZPEN         TIZPEN         TIZPEN         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.         TIZPEN         TIZPEN
TIME INTN pad will transition.         Negative Y-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN
TIYNEN       Negative Y-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.       Positive Z-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN       Positive Z-axis TAP interrupt enable         0: Disabled (default)       1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN       The INTN pad will transition.
TIYNEN       0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.
Till Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         The INTN pad will transition.         Positive Z-axis TAP interrupt enable         0: Disabled (default)         1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN         I: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.         TIZPEN
TIZPEN The INTN pad will transition. Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.
TIZPEN TI
TIZPEN 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTN pad will transition.
The INTN pad will transition.
Negative Z-axis TAP interrupt enable
0: Disabled (default)
TIZNEN 1: Enabled The corresponding TAP enable bit in register 0x09 must be enabled
The INTN pad will transition.
Generate Interrupt
ACQ INT EN 0: Disable automatic interrupt on INTN pad after each sample (default).
1: Enable automatic interrupt on INTN pad after each sample.

Table 14. INTEN Interrupt Enable Register Settings

### 11.5 MODE REGISTER

The MODE register controls the active operating state of the device. This register can be written from either operational state (STANDBY or WAKE).

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x07	MODE	Mode Register	IAH	IPP	I2C_WDT_ POS	I2C_WDT_ NEG	Resv	0*	OPCON [1]	OPCON [0]	0x00	w

NOTE\*: Software must always write a zero '0' to Bit 2.

	00: STANDBY state (default)	
OPCON	01: WAKE state	Set Device Operational State.
[1:0]	10: Reserved	WAKE or STANDBY
[1.0]	11: Reserved	
I2C_WDT_NEG	<ul><li>0: I2C watchdog timer for negative SCL stalls disabled (default)</li><li>1: I2C watchdog timer for negative SCL</li></ul>	WDT for negative SCL stalls
	Stalls enabled	
I2C_WDT_POS	stalls disabled (default) 1: I2C watchdog timer for positive SCL stalls enabled	WDT for positive SCL stalls
IPP	<ul> <li>0: Interrupt pin INTN is open drain (default) and requires an external pull-up to pin VDD/VDDIO.</li> <li>1: Interrupt pin INTN is push-pull. No external pull-up resistor should be installed</li> </ul>	Interrupt Push Pull
IAH	0: Interrupt pin INTN is active low (default) 1: Interrupt pin INTN is active high	Interrupt Active High

Table 15. MODE Register Functionality

### 11.6 SRTFR SAMPLE RATE AND TAP FEATURE REGISTER

This register sets the sampling output data rate (ODR) for sensor. The upper 4 bit control functions related to tap hardware. The lower 4 bits control the rate, as shown in the table below.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x08	SRTFR	Sample Rate and Tap Feature Register	TAP_LATCH	FLIP_TAPZ	FLIP_TAPY	FLIP_TAPX	RATE[3]	RATE[2]	RATE[1]	RATE[0]	0x00	w

RATE[3:0]	0000:       32 Hz (default)         0001:       16 Hz         0010:       8 Hz         0011:       4 Hz         0100:       2 Hz         0101:       1 Hz         0101:       1 Hz         0111:       0.5 Hz         0111:       0.25 Hz         1000:       64 Hz         1001:       128 Hz         1010:       256 Hz         1011:       Reserved         1100:       Reserved         1101:       Reserved
	1111: Reserved
FLIP_TAPX	0: X positive and X negative tap are not switched (default) 1: X positive and X negative tap are switched
FLIP_TAPY	<ul><li>0: Y positive and Y negative tap are not switched (default)</li><li>1: Y positive and Y negative tap are switched</li></ul>
FLIP_TAPZ	<ul><li>0: Z positive and Z negative tap are not switched (default)</li><li>1: Z positive and Z negative tap are switched</li></ul>
TAP_LATCH	<ul> <li>0: Multiple TAPs (of those which are enabled) are detected and latched (default)</li> <li>1: First TAP detected (e.g. of those enabled) is latched, all others ignored until serviced by reading register 0x03.</li> </ul>

Table 16. SRTFR Register Functionality

### 11.7 TAPEN TAP CONTROL REGISTER

This register allows the enabling and disabling of tap detection for axes and direction. Bit 7 disables tap detection completely. Bit 6, switches the feature controlled by registers 0xA, 0xB, and 0xC. When bit 6 is '0', the tap duration and quiet parameters are accessed in 0xA to 0xC, and when '1' the tap detection threshold is accessed.

										· · · · · ·	DOD	D/
Addr	Namo	Description	Bit 7	Bit 6	Rit 5	Bit /	Rit 2	Bit 2	Bi+ 1	Bit 0	POR	к/
Auur	Name	Description	Dit 7	DICO	DICS	511 4	DICS	DIT 2	DICI	Ditto	Value	w
0x09	TAPEN	Tap Control Register	TAP_EN	THRDUR	TAPZNEN	TAPZPEN	TAPYNEN	TAPYPEN	TAPXNEN	TAPXPEN	0x00	w

TAPXPEN	0: Disable positive tap detection on X-axis (default) 1: Enable positive tap detection on X-axis
TAPXNEN	0: Disable negative tap detection on X-axis (default) 1: Enable negative tap detection on X-axis
TAPYPEN	0: Disable positive tap detection on Y-axis (default) 1: Enable positive tap detection on Y-axis
TAPYNEN	0: Disable negative tap detection on Y-axis (default) 1: Enable negative tap detection on Y-axis
TAPZPEN	0: Disable positive tap detection on Z-axis (default) 1: Enable positive tap detection on Z-axis
TAPZNEN	0: Disable negative tap detection on Z-axis (default) 1: Enable negative tap detection on Z-axis
THRDUR	<ul> <li>0: Registers 0xA, 0xB, 0xC point to tap duration and quiet period (default)</li> <li>1: Registers 0xA, 0xB, 0xC point to tap threshold settings.</li> <li>See description of TTTRX, TTTRY and TTTRZ.</li> </ul>
TAP_EN	0: All tap detection is disabled, regardless of bits [5:0] (default) 1: Tap detection is enabled, individual enables control detection (bits 5-1)

#### **Table 17. TAPEN Register Settings**

### 11.8 TTTRX, TTTRY, TTTRZ X, Y AND Z TAP DURATION AND THRESHOLD REGISTERS

These 3 registers allow control of both the tap duration settings and tap threshold settings, depending upon the setting of the THRDUR bit (bit 6) in the TAPEN register (0x09).

Addr	Name	Description	TTTRX[7]	TTTRX[6]	TTTRX[5]	TTTRX[4]	TTTRX[3]	TTTRX[2]	TTTRX[1]	TTTRX[0]	POR Value	R/ W
0x0A	Tap X Quiet- Duration	TAP X Duration Register	TAP_X_ QUIET[3]	TAP_X_ QUIET[2]	TAP_X_ QUIET[1]	TAP_X_ QUIET[0]	TAP_X_ DUR[3]	TAP_X_ DUR[2]	TAP_X_ DUR[1]	TAP_X_ DUR[0]	0x00	w
0x0B	Tap Y Quiet- Duration	TAP Y Duration Register	TAP_Y_ QUIET[3]	TAP_Y_ QUIET[2]	TAP_Y_ QUIET[1]	TAP_Y_ QUIET[0]	TAP_Y_ DUR[3]	TAP_Y_ DUR[2]	TAP_Y_ DUR[1]	TAP_Y_ DUR[0]	0x00	w
0x0C	Tap Z Quiet- Duration	TAP Z Duration Register	TAP_Z_ QUIET[3]	TAP_Z_ QUIET[2]	TAP_Z_ QUIET[1]	TAP_Z_ QUIET[0]	TAP_Z_ DUR[3]	TAP_Z_ DUR[2]	TAP_Z_ DUR[1]	TAP_Z_ DUR[0]	0x00	w

When THRDUR=0, the register meaning is as follows:

When THRDUR=1, the register meaning is as follows:

Addr	Name	Description	TTTRX[7]	TTTRX[6]	TTTRX[5]	TTTRX[4]	TTTRX[3]	TTTRX[2]	TTTRX[1]	TTTRX[0]	POR Value	R/ W
0x0A	Tap X Thresh	TAP X Threshold Register	TAP_X_TH [7]	TAP_X_TH [6]	TAP_X_TH [5]	TAP_X_TH [4]	TAP_X_TH [3]	TAP_X_TH [2]	TAP_X_TH [1]	TAP_X_TH [0]	0x00	w
0x0B	Tap Y Thresh	TAP Y Threshold Register	TAP_Y_TH [7]	TAP_Y_TH [6]	TAP_Y_TH [5]	TAP_Y_TH [4]	TAP_Y_TH [3]	TAP_Y_TH [2]	TAP_Y_TH [1]	TAP_Y_TH [0]	0x00	w
0x0C	Tap Z Thresh	TAP Z Threshold Register	TAP_Z_TH [7]	TAP_Z_TH [6]	TAP_Z_TH [5]	TAP_Z_TH [4]	TAP_Z_TH [3]	TAP_Z_TH [2]	TAP_Z_TH [1]	TAP_Z_TH [0]	0x00	w

TAP_X_DUR[3:0] TAP_Y_DUR[3:0] TAP_Z_DUR[3:0]	This 4-bit value (0 to 15) sets the maximum number of samples an event must qualify as a tap before it is rejected. For example, if the value is 4, a fast acceleration event which exceeded the threshold for more than 4 consecutive samples would not trigger a tap event.
TAP_X_QUIET[3:0] TAP_Y_QUIET[3:0] TAP_Z_QUIET[3:0]	This 4-bit value (0 to 15) sets the number of samples to be ignored after successful tap detection. Detection is rearmed after the specific number of samples has passed.
TAP_X_TH[7:0] TAP_Y_TH[7:0] TAP_Z_TH[7:0]	This 8-bit unsigned value sets the minimum magnitude a snap event must reach before a tap is considered detected. Setting this parameter to a higher value will effectively reject all but the largest acceleration events as tap. Some experimentation in the final form-factor may be needed to find an appropriate setting for a particular product.

Table 18. TTTRX, TTTRY and TTTRZ Register Settings

### 11.9 XOUT\_EX, YOUT\_EX & ZOUT\_EX X, Y, Z-AXIS ACCELERATION REGISTERS

The measurements from sensors for the 3-axes are available in these 3 registers. The mostsignificant bit of the value is the sign bit, and is sign extended to the higher bits. Note that all 3 axes are sampled and updated simultaneously. If an I2C burst read operation reads past register address 0x12 the internal address pointer "wraps" to address 0x03 and the contents of the <u>SR Status Register</u> are returned. This allows application software to burst read the contents of the six extended registers and relevant device state registers in a single I2C read cycle.

Once an I2C start bit has been recognized by the sensor, registers will not be updated until an I2C stop bit has occurred. Therefore, if software desires to read the low and high byte registers 'atomically', knowing that the values have not been changed, it should do so by issuing a start bit, reading one register, then reading the other register then issuing a stop bit. Note that all 6 registers may be read in one burst with the same effect.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x0D	XOUT _EX_L	XOUT Extended Register	XOUT _EX[7]	XOUT _EX[6]	XOUT _EX[5]	XOUT _EX[4]	XOUT _EX[3]	XOUT _EX[2]	XOUT _EX[1]	XOUT _EX[0]	0x00	R
0x0E	XOUT _EX_H	XOUT Extended Register	XOUT _EX[15]	XOUT _EX[14]	XOUT _EX[13]	XOUT _EX[12]	XOUT _EX[11]	XOUT _EX[10]	XOUT _EX[9]	XOUT _EX[8]	0x00	R
0x0F	YOUT _EX_L	YOUT Extended Register	YOUT _EX[7]	YOUT _EX[6]	YOUT _EX[5]	YOUT _EX[4]	YOUT _EX[3]	YOUT _EX[2]	YOUT _EX[1]	YOUT _EX[0]	0x00	R
0x10	YOUT _EX_H	YOUT Extended Register	YOUT _EX[15]	YOUT _EX[14]	YOUT _EX[13]	YOUT _EX[12]	YOUT _EX[11]	YOUT _EX[10]	YOUT _EX[9]	YOUT _EX[8]	0x00	R
0x11	ZOUT _EX_L	ZOUT Extended Register	ZOUT _EX[7]	ZOUT _EX[6]	ZOUT _EX[5]	ZOUT _EX[4]	ZOUT _EX[3]	ZOUT _EX[2]	ZOUT _EX[1]	ZOUT _EX[0]	0x00	R
0x12	ZOUT _EX_H	ZOUT Extended Register	ZOUT _EX[15]	ZOUT _EX[14]	ZOUT _EX[13]	ZOUT _EX[12]	ZOUT _EX[11]	ZOUT _EX[10]	ZOUT _EX[9]	ZOUT _EX[8]	0x00	R

Table 19. Extended Accelerometer Registers

### 11.10 OUTCFG OUTPUT CONFIGURATION REGISTER

This register can be used to set the range and resolution of the accelerometer measurements.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	POR Value	R/ W
0x20	OUTCFG	Output Configuration Register	0*	RANGE[2]	RANGE[1]	RANGE[0]	Resv	RES[2]	RES[1]	RES[0]	0x00	w

### NOTE\*: Software must always write a zero '0' to Bit 7.

	Accelerometer g Resolution
	000: Select 6-bits for accelerometer measurements (Default)
	001: Select 7-bit for accelerometer measurements
	010: Select 8-bit for accelerometer measurements
RES[2:0]	011: Select 10-bit for accelerometer measurements
	100: Select 12-bit for accelerometer measurements
	101: Select 14-bit for accelerometer measurements
	110: Reserved
	111: Reserved
	Accelerometer g Range
	000: Select +/- 2g range (Default)
	001: Select +/- 4g range
	010: Select +/- 8g range
RANGE[2:0]	011: Select +/- 16g range
	100: Select +/- 12g range
	101: Reserved
	111: Reserved

Table 20. OUTCFG Resolution and Range Select Register Settings

MEMSIC MC3413 APS-048-0029 v1.8

### 11.11 X-AXIS OFFSET REGISTERS

This register contains a signed 2's complement 15-bit value applied as an offset adjustment to the output of the sensor values, prior to being sent to the OUT\_EX registers. The Power-On-Reset value for each chip is unique and is set as part of factory calibration. If necessary, this value can be overwritten by software.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x21	XOFFL	X-Offset LSB Register	XOFF[7]	XOFF[6]	XOFF[5]	XOFF[4]	XOFF[3]	XOFF[2]	XOFF[1]	XOFF[0]	Per chip	w
0x22	XOFFH	X-Offset MSB Register	XGAIN[8]	XOFF[14]	XOFF[13]	XOFF[12]	XOFF[11]	XOFF[10]	XOFF[9]	XOFF[8]	Per chip	w

### 11.12 Y-AXIS OFFSET REGISTERS

This register contains a signed 2's complement 15-bit value applied as an offset adjustment to the output of the sensor values, prior to being sent to the OUT\_EX registers. The Power-On-Reset value for each chip is unique and is set as part of factory calibration. If necessary, this value can be overwritten by software.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x23	YOFFL	Y-Offset LSB Register	YOFF[7]	YOFF[6]	YOFF[5]	YOFF[4]	YOFF[3]	YOFF[2]	YOFF[1]	YOFF[0]	Per chip	w
0x24	YOFFH	Y-Offset MSB Register	YGAIN[8]	YOFF[14]	YOFF[13]	YOFF[12]	YOFF[11]	YOFF[10]	YOFF[9]	YOFF[8]	Per chip	w

### 11.13 Z-AXIS OFFSET REGISTERS

This register contains a signed 2's complement 15-bit value applied as an offset adjustment to the output of the sensor values, prior to being sent to the OUT\_EX registers. The Power-On-Reset value for each chip is unique and is set as part of factory calibration. If necessary, this value can be overwritten by software.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x25	ZOFFL	Z-Offset LSB Register	ZOFF[7]	ZOFF[6]	ZOFF[5]	ZOFF[4]	ZOFF[3]	ZOFF[2]	ZOFF[1]	ZOFF[0]	Per chip	w
0x26	ZOFFH	Z-Offset MSB Register	ZGAIN[8]	ZOFF[14]	ZOFF[13]	ZOFF[12]	ZOFF[11]	ZOFF[10]	ZOFF[9]	ZOFF[8]	Per chip	w

### 11.14 X-AXIS GAIN REGISTERS

The gain value is an unsigned 9-bit number.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x22	XOFFH	X-Offset MSB Register	XGAIN[8]	XOFF[14]	XOFF[13]	XOFF[12]	XOFF[11]	XOFF[10]	XOFF[9]	XOFF[8]	Per chip	w
0x27	XGAIN	X Gain Register	XGAIN[7]	XGAIN[6]	XGAIN[5]	XGAIN[4]	XGAIN[3]	XGAIN[2]	XGAIN[1]	XGAIN[0]	Per chip	w

MEMSIC MC3413 APS-048-0029 v1.8

### 11.15 Y-AXIS GAIN REGISTERS

The gain value is an unsigned 9-bit number.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x24	YOFFH	Y-Offset MSB Register	YGAIN[8]	YOFF[14]	YOFF[13]	YOFF[12]	YOFF[11]	YOFF[10]	YOFF[9]	YOFF[8]	Per chip	w
0x28	YGAIN	Y Gain Register	YGAIN[7]	YGAIN[6]	YGAIN[5]	YGAIN[4]	YGAIN[3]	YGAIN[2]	YGAIN[1]	YGAIN[0]	Per chip	w

MEMSIC MC3413 APS-048-0029 v1.8

### 11.16 Z-AXIS GAIN REGISTERS

The gain value is an unsigned 9-bit number.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	POR Value	R/ W
0x26	ZOFFH	Z-Offset MSB Register	ZGAIN[8]	ZOFF[14]	ZOFF[13]	ZOFF[12]	ZOFF[11]	ZOFF[10]	ZOFF[9]	ZOFF[8]	Per chip	w
0x29	ZGAIN	Z Gain Register	ZGAIN[7]	ZGAIN[6]	ZGAIN[5]	ZGAIN[4]	ZGAIN[3]	ZGAIN[2]	ZGAIN[1]	ZGAIN[0]	Per chip	w

MEMSIC MC3413 APS-048-0029 v1.8

### 11.17 PCODE PRODUCT CODE

This register returns a value specific to the part number of this MEMSIC device, noted below.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x3B	PCODE	Product Code Register	0	0	0	1	*	*	*	0	Per chip	R

Note: Bits denoted with '\*' might be any value, set by the factory. Software should ignore these bits.

### 12 INDEX OF TABLES

Table 1. Order Information	4
Table 2. Pin Description	8
Table 3. Absolute Maximum Ratings	
Table 4. Sensor Characteristics	
Table 5. Electrical Characteristics	15
Table 6. I2C Electrical and Timing Characteristics	
Table 7. I2C Timing Characteristics	
Table 8. Operational States	
Table 9. Forcing Operational States	
Table 10. I2C Address Selection	23
Table 11. Register Summary	
Table 12. SR Status Register	29
Table 13. OPSTAT Device Status Register	30
Table 14. INTEN Interrupt Enable Register Settings	
Table 15. MODE Register Functionality	
Table 16. SRTFR Register Functionality	
Table 17. TAPEN Register Settings	
Table 18. TTTRX, TTTRY and TTTRZ Register Settings	
Table 19. Extended Accelerometer Registers	
Table 20. OUTCFG Resolution and Range Select Register Settings	

### **13 REVISION HISTORY**

Date	Revision	Description
2014-04	APS-048-0029v1.0	First release.
2014-05	APS-048-0029v1.1	Updated ODRs
2014-07	APS-048-0029v1.2	Updated noise
2014-08	APS-048-0029v1.3	Corrected I2C address.
2014-08	APS-048-0023v1.4	Cleaned up various typos and whitespace.
2014-08	APS-048-0023v1.5	Removed LPF.
2014-09	APS-048-0023v1.6	Clarified name of pin VDD/VDDIO.
2014-10	APS-048-0024v1.7	Added Typical Application Circuit for 3DOF, 6DOF, 9DOF pin compatibility.
2020-07-09	APS-048-0024v1.8	Change to MEMSIC format based on the License Agreement with mCube.

MEMSIC MC3413 APS-048-0029 v1.8

Page 46 of 46

Formal release date: 2020/07/09

单击下面可查看定价,库存,交付和生命周期等信息

>>MEMSIC