

External CAN FD Controller with SPI Interface

Features

<u>General</u>

- External CAN FD Controller with Serial Peripheral Interface (SPI)
- Arbitration Bit Rate up to 1 Mbps
- Data Bit Rate up to 8 Mbps
- CAN FD Controller modes
- Mixed CAN 2.0B and CAN FD Mode
 - CAN 2.0B Mode
- Conforms to ISO 11898-1:2015

Message FIFOs

- 31 FIFOs, configurable as Transmit or Receive FIFOs
- One Transmit Queue (TXQ)
- · Transmit Event FIFO (TEF) with 32 bit time stamp

Message Transmission

- Message transmission prioritization:
 - Based on priority bit field
 - Message with lowest ID gets transmitted first using the Transmit Queue (TXQ)
- Programmable automatic retransmission attempts: unlimited, 3 attempts or disabled

Message Reception

- · 32 Flexible Filter and Mask Objects
- Each object can be configured to filter either:
- Standard ID + first 18 data bits, or
- Extended ID
- · 32-bit Time Stamp

Special Features

- VDD: 2.7 to 5.5V
- Active Current: maximum 20 mA at 5.5 V, 40 MHz CAN clock
- Sleep Current: 15 μA, typical
- Low Power Mode current: maximum 10 μA from -40°C to +150°C
- · Message Objects are located in RAM: 2 KB
- Up to 3 Configurable Interrupt Pins
- Bus Health Diagnostics and Error Counters
- Transceiver Standby Control
- Start of frame pin for indicating the beginning of messages on the bus
- AEC-Q100 Qualified

- Temperature Ranges:
 - Extended (E): -40°C to +125°C
 - High (H): -40°C to +150°C

Oscillator Options

- 40, 20 or 4 MHz Crystal or Ceramic Resonator; External Clock Input
- · Clock Output with Prescaler

SPI Interface

- Up to 20 MHz SPI clock speed
- Supports SPI Modes 0, 0 and 1, 1
- Registers and bit fields are arranged in a way to enable efficient access through SPI


Safety Critical Systems

- SPI commands with CRC to detect noise on SPI interface
- Error Correction Code (ECC) protected RAM

Additional Features

- GPIO pins: INT0 and INT1 can be configured as general purpose I/O
- Open drain outputs: TXCAN, INT, INTO, and INT1 pins can be configured as push/pull or open drain outputs
- · ISO 26262 Functional Safety ready

Package Types



1.0 DEVICE OVERVIEW

The MCP2518FD device is a cost-effective and small-footprint CAN FD controller that can be easily added to a microcontroller with an available SPI interface. A CAN FD channel can be easily added to a microcontroller that is either lacking a CAN FD peripheral or does not have enough CAN FD channels.

MCP2518FD supports both CAN frames in the Classical format (CAN2.0B) and CAN Flexible Data Rate (CAN FD) format, as specified in ISO 11898-1:2015.

The MCP2518FD device was improved as follows:

- Added Low Power Mode (LPM), in order to reduce leakage current to 10 μA over the full temperature range.
- Extended SEQ field in Transmit Message Object and Transmit Event FIFO Object from 7 to 23 bits.
- Added DEVID register to distinguish between future members of the device family.
- Switched to saw cut DFN package with wettable flanks.

1.1 Block Diagram

Figure 1.1 shows the block diagram of the MCP2518FD device. MCP2518FD contains the following main blocks:

- The CAN FD Controller module implements the CAN FD protocol, and contains the FIFOs and Filters.
- The SPI interface is used to control the device by accessing Special Function Registers (SFR) and RAM.
- The RAM controller arbitrates the RAM accesses between the SPI and CAN FD Controller module.
- The Message RAM is used to store the data of the Message Objects.
- The oscillator generates the CAN clock.
- The Internal LDO and POR circuit.
- The I/O control.

Note 1: This data sheet summarizes the features of the MCP2518FD device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".




FIGURE 1-1: MCP2518FD BLOCK DIAGRAM

1.2 Pinout Description

Table 1-1 describes the functions of the pins.

TABLE 1-1: MCP2518FD STANDARD PINOUT VERSION

Pin Name	SOIC	VDFN	Pin Type	Description
TXCAN	1	1	0	Transmit output to CAN FD transceiver
RXCAN	2	2	I	Receive input from CAN FD transceiver
CLKO/SOF	3	3	0	Clock output/Start of Frame output
INT	4	4	0	Interrupt output (active low)
OSC2	5	5	0	External oscillator output
OSC1	6	6	I	External oscillator input
Vss	7	7	Р	Ground
INT1/GPIO1	8	8	I/O	RX Interrupt output (active low)/GPIO
INT0/GPIO0/ XSTBY	9	9	I/O	TX Interrupt output (active low)/GPIO/ Transceiver Standby output
SCK	10	10	I	SPI clock input
SDI	11	11	I	SPI data input
SDO	12	12	0	SPI data output
nCS	13	13	I	SPI chip select input
Vdd	14	14	Р	Positive Supply
EP	-	15	Р	Exposed Pad; connect to Vss

Legend: P = Power, I = Input, O = Output

1.3 Typical Application

Figure 1-2 shows an example of a typical application of the MCP2518FD device. In this example, the microcontroller operates at 3.3V.

The MCP2518FD device interfaces directly with microcontrollers operating at 2.7V to 5.5V. In addition, the MCP2518FD device connects directly to high-speed CAN FD transceivers. There are no external level shifters required when connecting VDD of the MCP2518FD and the microcontroller to VIO of the transceiver.


The VDD of the CAN FD transceiver is connected to 5V.

The SPI interface is used to configure and control the CAN FD controller.

The MCP2518FD device signals interrupts to the microcontroller by using INT, INT0 and INT1. Interrupts need to be cleared by the microcontroller through SPI.

The CLKO pin provides the clock to the microcontroller.

FIGURE 1-2: MCP2518FD INTERFACING WITH A 3.3V MICROCONTROLLER



 $[\]ensuremath{\textcircled{}^{\odot}}$ 2019-2020 Microchip Technology Inc.

2.0 CAN FD CONTROLLER MODULE


Figure 2-1 shows the main blocks of the CAN FD Controller module:

- The CAN FD Controller module has multiple modes:
 - Configuration
 - Normal CAN FD
 - Normal CAN 2.0
 - Sleep (normal Sleep mode and Low Power Mode)
 - Listen Only
 - Restricted Operation
 - Internal and External Loop back modes
- The CAN FD Bit Stream Processor (BSP) implements the Medium Access Control of the CAN FD protocol described in ISO 11898-1:2015. It serializes and de-serializes the bit stream, encodes and decodes the CAN FD frames, manages the medium access, acknowledges frames and detects and signals errors.
- The TX Handler prioritizes the messages that are requested for transmission by the Transmit FIFOs. It uses the RAM Interface to fetch the transmit data from RAM and provides it to the BSP for transmission.
- The BSP provides received messages to the RX Handler. The RX Handler uses the Acceptance Filter to filter out messages that shall be stored into Receive FIFOs. It uses the RAM Interface to store received data into RAM.

- Each FIFO can be configured either as a Transmit or Receive FIFO. The FIFO Control keeps track of the FIFO Head and Tail, and calculates the User Address. For a TX FIFO, the User Address points to the address in RAM where the data for the next transmit message shall be stored. For a RX FIFO, the User Address points to the address in RAM where the data of the next receive message shall be read. The User notifies the FIFO that a message was written to or read from RAM by incrementing the Head/Tail of the FIFO.
- The Transmit Queue (TXQ) is a special transmit FIFO that transmits the messages based on the ID of the messages stored in the queue.
- The Transmit Event FIFO (TEF) stores the message IDs of the transmitted messages.
- A free-running Time Base Counter is used to time stamp received messages. Messages in the TEF can also be time stamped.
- The CAN FD Controller module generates interrupts when new messages are received or when messages were transmitted successfully.
- The SFR are used to control and to read the status of the CAN FD Controller module.

Note 1: This data sheet summarizes the features of the CAN FD Controller module. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".

FIGURE 2-1: CAN FD CONTROLLER MODULE BLOCK DIAGRAM



3.0 MEMORY ORGANIZATION

Figure 3-1 illustrates the main sections of the memory and its address ranges:


- MCP2518FD Special Function Registers
- CAN FD Controller module SFR
- Message Memory (RAM)

The SFR are 32-bit wide. The LSB is located at the lower address, for example, the LSB of C1CON is located at address 0×000 , while its MSB is located at address 0×003 .

Table 3-1 lists the MCP2518FD specific registers. The first column contains the address of the SFR.

Table 3-2 lists the registers of the CAN FD Controller module. The first column contains the address of the SFR.

FIGURE 3-1: MEMORY MAP



^{© 2019-2020} Microchip Technology Inc.

IADEE						r				
Address	Name)	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
E03	OSC	31:24		_	_	—	_	_	_	_
E02		23:16	_	_	_	_	_	_	_	_
E01		15:8	-	-	-	SCLKRDY	-	OSCRDY	-	PLLRDY
E00 ⁽¹⁾		7:0		CLKOE	DIV[1:0]	SCLKDIV	LPMEN	OSCDIS		PLLEN
	IOCON	31:24		INTOD	SOF	TXCANOD	_	_	PM1	PM0
		23:16	_	_	_	—	_	—	GPIO1	GPIO0
		15:8	_	_	_	_	_	—	LAT1	LAT0
E04		7:0	-	XSTBYEN	_	—	_	—	TRIS1	TRIS0
	CRC	31:24	_	_	_	_	_	_	FERRIE	CRCERRIE
		23:16	_	_	_	_	_	_	FERRIF	CRCERRIF
		15:8				CRC[15:8]			
E08		7:0				CRC	[7:0]			
	ECCCON	31:24		—	—	—	—	—	_	—
		23:16	_	_	_	—	_	_	_	—
		15:8	-				PARITY[6:0]			
E0C		7:0	_	_	_	—	_	DEDIE	SECIE	ECCEN
	ECCSTAT	31:24				—		ERRADI	DR[11:8]	
		23:16				ERRAD	DR[7:0]			
		15:8	_	_	_	_	_	_	_	_
E10		7:0	l	_	_	_	_	DEDIF	SECIF	_
	DEVID	31:24				_			1	_
		23:16	—	—	—	—	—	_	—	—
		15:8	_	_	—	_	_	—	_	—
E14		7:0		ID[3:0]			REV	[3:0]	

TABLE 3-1: MCP2518FD REGISTER SUMMARY

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
03	C1CON	31:24		TXBW	/S[3:0]		ABAT		REQOP[2:0]	
02		23:16		OPMOD[2:0]		TXQEN	STEF	SERR2LOM	ESIGM	RTXAT
01		15:8		—	—	BRSDIS	BUSY	WF	F[1:0]	WAKFIL
00 ^[1]		7:0		PXEDIS	ISOCRCEN		•	DNCNT[4:0]		
	C1NBTCFG	31:24				BRF	P[7:0]			
		23:16				TSEC	61[7:0]			
		15:8	-				TSEG2[6:0]			
04		7:0	_				SJW[6:0]			
	C1DBTCFG	31:24				BRF	P[7:0]			
		23:16	—		_			TSEG1[4:0]		
		15:8	_			—		TSEG	62[3:0]	
08		7:0	—	_	_	—		SJW	/[3:0]	
	C1TDC	31:24	—			—	—	—	EDGFLTEN	SID11EN
		23:16	—	_	_	—	—	—	TDCMC	DD[1:0]
		15:8	_				TDCO[6:0]			
0C		7:0	—				TDC	V[5:0]		
	C1TBC	31:24					31:24]			
		23:16					23:16]			
		15:8					[15:8]			
10		7:0				TBC	[7:0]			
	C1TSCON	31:24	—			—	—	—	—	
		23:16	—	_	_	—	—	TSRES	TSEOF	TBCEN
		15:8	—	—	—	—	—	—	TBCPF	RE[9:8]
14		7:0				TBCP	RE[7:0]			
	C1VEC	31:24	—				RXCODE[6:0]			
		23:16	—				TXCODE[6:0]			
		15:8	—		—			FILHIT[4:0]		
18		7:0	—				ICODE[6:0]			
	C1INT	31:24	IVMIE	WAKIE	CERRIE	SERRIE	RXOVIE	TXATIE	SPICRCIE	ECCIE
		23:16	—		—	TEFIE	MODIE	TBCIE	RXIE	TXIE
		15:8	IVMIF	WAKIF	CERRIF	SERRIF	RXOVIF	TXATIF	SPICRCIF	ECCIF
1C		7:0	—	_		TEFIF	MODIF	TBCIF	RXIF	TXIF
	C1RXIF	31:24					31:24]			
		23:16					23:16]			
		15:8					[15:8]			
20		7:0				RFIF[7:1]				_
	C1TXIF	31:24				-	31:24]			
		23:16					23:16]			
		15:8					[15:8]			
24		7:0					[7:0]			
	C1RXOVIF	31:24					F[31:24]			
		23:16					F[23:16]			
00		15:8					IF[15:8]			
28	OATVATIE	7:0				RFOVIF[7:1]	[04.04]			_
	C1TXATIF	31:24					[31:24]			
		23:16					[23:16]			
200		15:8					F[15:8]			
2C		7:0			sidos at tha l		IF[7:0]			

TABLE 3-2:	CAN FD CONTROLLER MODULE REGISTER SUMMARY

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	C1TXREQ	31:24			•	TXREC	2[31:24]			
		23:16				TXREC	2[23:16]			
		15:8				TXRE	Q[15:8]			
30		7:0				TXRE	EQ[7:0]			
	C1TREC	31:24			_	—	—	_	—	—
		23:16	—	—	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN
		15:8				TEC	[7:0]			
34		7:0				REC	C[7:0]			
	C1BDIAG0	31:24				DTERR	CNT[7:0]			
		23:16					CNT[7:0]			
		15:8				NTERR	CNT[7:0]			
38		7:0				NRERR	CNT[7:0]			
	C1BDIAG1	31:24	DLCMM	ESI	DCRCERR		DFORMERR	—	DBIT1ERR	DBIT0ERR
		23:16	TXBOERR	_	NCRCERR	NSTUFERR	NFORMERR	NACKERR	NBIT1ERR	NBIT0ERR
		15:8					CNT[15:8]			
3C		7:0				EFMSG	CNT[7:0]			
	C1TEFCON	31:24	—	—			1	FSIZE[4:0]	1	
		23:16	—	—	-	—	—	—	—	
		15:8		_		_	—	FRESET	_	UINC
40		7:0	—	_	TEFTSEN	—	TEFOVIE	TEFFIE	TEFHIE	TEFNEIE
	C1TEFSTA	31:24	—	_	—	—	—	-	—	—
		23:16		_	—	—	—	_	—	_
		15:8		_	—	—	—	—	—	
44		7:0	—	—	—	—	TEFOVIF	TEFFIF	TEFHIF	TEFNEIF
	C1TEFUA	31:24					\[31:24]			
		23:16					A[23:16]			
		15:8					A[15:8]			
48		7:0					JA[7:0]			
	Reserved ⁽²⁾	31:24					ed[31:24]			
		23:16					ed[23:16]			
		15:8					ed[15:8]			
4C		7:0				Reserv	/ed[7:0]			
	C1TXQCON	31:24		PLSIZE[2:0]				FSIZE[4:0]		
		23:16	—	TXAT	[1:0]			TXPRI[4:0]	TVD 50	
		15:8		_	_	—	—	FRESET	TXREQ	UINC
50		7:0	TXEN	_	—	TXATIE	—	TXQEIE	_	TXQNIE
	C1TXQSTA	31:24	—		-	-	—	_	-	—
		23:16	_	_	_	—	—	— TX00//// 01	_	—
		15:8	—	-	-			TXQCI[4:0]		
54		7:0	TXABT	TXLARB	TXERR	TXATIF	—	TXQEIF	—	TXQNIF
	C1TXQUA	31:24					A[31:24]			
		23:16					A[23:16]			
		15:8					A[15:8]			
58		7:0		-hit register re			JA[7:0]			

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	C1FIFOCON1	31:24		PLSIZE[2:0]			•	FSIZE[4:0]	•	
		23:16	_	TXAT	[1:0]			TXPRI[4:0]		
		15:8	—	_	-	—	—	FRESET	TXREQ	UINC
5C		7:0	TXEN	RTREN	RXTSEN	TXATIE	RXOVIE	TFERFFIE	TFHRFHIE	TFNRFNI
	C1FIFOSTA1	31:24	_	_	—	—	—	—	—	
		23:16	_	—	—	—	—	—	—	_
		15:8	—	_	—			FIFOCI[4:0]		
60		7:0	TXABT	TXLARB	TXERR	TXATIF	RXOVIF	TFERFFIF	TFHRFHIF	TFNRFNI
	C1FIFOUA1	31:24				FIFOU	A[31:24]			
		23:16				FIFOU	A[23:16]			
		15:8				FIFOU	A[15:8]			
64		7:0				FIFOL	JA[7:0]			
68	C1FIFOCON2	31:0				same as C	1FIFOCON1			
6C	C1FIFOSTA2	31:0				same as C	1FIFOSTA1			
70	C1FIFOUA2	31:0				same as C	1FIFOUA1			
74	C1FIFOCON3	31:0				same as C	1FIFOCON1			
78	C1FIFOSTA3	31:0				same as C	1FIFOSTA1			
7C	C1FIFOUA3	31:0				same as C	1FIFOUA1			
80	C1FIFOCON4	31:0				same as C	1FIFOCON1			
84	C1FIFOSTA4	31:0				same as C	1FIFOSTA1			
88	C1FIFOUA4	31:0					1FIFOUA1			
8C	C1FIFOCON5	31:0				same as C	1FIFOCON1			
90	C1FIFOSTA5	31:0					1FIFOSTA1			
94	C1FIFOUA5	31:0				same as C	1FIFOUA1			
98	C1FIFOCON6	31:0				same as C	1FIFOCON1			
9C	C1FIFOSTA6	31:0					1FIFOSTA1			
A0	C1FIFOUA6	31:0					1FIFOUA1			
A4	C1FIFOCON7	31:0					1FIFOCON1			
A8	C1FIFOSTA7	31:0					1FIFOSTA1			
AC	C1FIFOUA7	31:0					1FIFOUA1			
B0	C1FIFOCON8	31:0					1FIFOCON1			
B4	C1FIFOSTA8	31:0					1FIFOSTA1			
B8	C1FIFOUA8	31:0					1FIFOUA1			
BC	C1FIFOCON9	31:0					1FIFOCON1			
C0	C1FIFOSTA9	31:0					1FIFOSTA1			
C4	C1FIFOUA9	31:0					1FIFOUA1			
C8	C1FIFOCON10	31:0				same as C	1FIFOCON1			
CC	C1FIFOSTA10	31:0					1FIFOSTA1			
D0	C1FIFOUA10	31:0					1FIFOUA1			
D4	C1FIFOCON11	31:0					1FIFOCON1			
D8	C1FIFOSTA11	31:0					1FIFOSTA1			
DC	C1FIFOUA11	31:0				-	1FIFOUA1			
E0	C1FIFOCON12	31:0					1FIFOCON1			
E4	C1FIFOSTA12	31:0					1FIFOSTA1			
E8	C1FIFOUA12	31:0					1FIFOUA1			
EC	C1FIFOCON13	31:0					1FIFOCON1			
F0	C1FIFOSTA13	31:0					1FIFOSTA1			
F4	C1FIFOUA13	31:0				-	1FIFOUA1			
F8	C1FIFOCON14	31:0					1FIFOCON1			
10	C1FIF0C0N14 C1FIF0STA14	31:0					1FIFOCON1			
FC										

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

^{© 2019-2020} Microchip Technology Inc.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
104	C1FIFOCON15	31:0	51/25/15/7	30/22/14/0	23/21/13/3		1FIFOCON1	20/10/10/2	23/11/3/1	24/10/0/0
104	C1FIFOCON15	31:0					1FIFOCON1 1FIFOSTA1			
10C	C1FIFOUA15	31:0					1111 OCIAL			
110	C1FIFOCON16	31:0					1FIFOCON1			
114	C1FIFOSTA16	31:0					1FIFOSTA1			
118	C1FIFOUA16	31:0					1111 OCIAL			
11C	C1FIFOCON17	31:0					1FIFOCON1			
120	C1FIFOSTA17	31:0					1FIFOSTA1			
124	C1FIFOUA17	31:0	-				1FIFOUA1			
128	C1FIFOCON18	31:0					1FIFOCON1			
120	C1FIFOSTA18	31:0					1FIFOSTA1			
130	C1FIFOUA18	31:0					1FIFOUA1			
134	C1FIFOCON19	31:0					1FIFOCON1			
134	C1FIFOSTA19	31:0					1FIFOSTA1			
13C	C1FIFOUA19	31:0					1FIFOUA1			
140	C1FIFOCON20	31:0					1FIFOCON1			
144	C1FIFOSTA20	31:0					1FIFOSTA1			
148	C1FIFOUA20	31:0				-	1111 OGTAT			
140 14C	C1FIFOCON21	31:0					1FIFOCON1			
140	C1FIF0C0N21 C1FIF0STA21	31:0					1FIFOCON1 1FIFOSTA1			
154	C1FIFOUA21	31:0					1111 OGIAT			
158	C1FIFOCON22	31:0					1FIFOCON1			
	C1FIF0C0N22 C1FIF0STA22					-	1FIFOCON1 1FIFOSTA1			
15C 160		31:0 31:0								
	C1FIFOUA22									
164	C1FIFOCON23	31:0					1FIFOCON1			
168 16C	C1FIFOSTA23	31:0 31:0					1FIFOSTA1			
	C1FIFOUA23									
170	C1FIFOCON24	31:0					1FIFOCON1			
174	C1FIFOSTA24	31:0								
178	C1FIFOUA24	31:0					CIFIFOUA1			
17C	C1FIFOCON25	31:0					1FIFOCON1			
180	C1FIFOSTA25	31:0					1FIFOSTA1			
184	C1FIFOUA25	31:0					CIFIFOUA1			
188	C1FIFOCON26	31:0					1FIFOCON1			
18C 190	C1FIFOSTA26	31:0 31:0					1FIFOSTA1			
	C1FIFOUA26									
	C1FIFOCON27						1FIFOCON1			
198	C1FIFOSTA27	31:0								
19C	C1FIFOUA27	31:0								
1A0	C1FIFOCON28	31:0					1FIFOCON1			
1A4	C1FIFOSTA28	31:0								
1A8	C1FIFOUA28	31:0								
1AC	C1FIFOCON29	31:0					1FIFOCON1			
1B0	C1FIFOSTA29	31:0								
1B4	C1FIFOUA29	31:0								
1B8	C1FIFOCON30	31:0					1FIFOCON1			
1BC	C1FIFOSTA30	31:0								
1C0	C1FIFOUA30	31:0					CIFIFOUA1			
1C4	C1FIFOCON31	31:0					1FIFOCON1			
1C8	C1FIFOSTA31	31:0					1FIFOSTA1			
1CC	C1FIFOUA31	31:0			aidea at tha l	same as C	1FIFOUA1			

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	C1FLTCON0	31:24	FLTEN3	_	—			F3BP[4:0]		
		23:16	FLTEN2	—	-			F2BP[4:0]		
		15:8	FLTEN1	—	-			F1BP[4:0]		
1D0		7:0	FLTEN0	_	—			F0BP[4:0]		
	C1FLTCON1	31:24	FLTEN7	_	—			F7BP[4:0]		
		23:16	FLTEN6	_	—			F6BP[4:0]		
		15:8	FLTEN5	—	—			F5BP[4:0]		
1D4		7:0	FLTEN4	—	—			F4BP[4:0]		
	C1FLTCON2	31:24	FLTEN11	_	-			F11BP[4:0]		
		23:16	FLTEN10	—	—			F10BP[4:0]		
		15:8	FLTEN9	_	-			F9BP[4:0]		
1D8		7:0	FLTEN8	_	-			F8BP[4:0]		
	C1FLTCON3	31:24	FLTEN15	_	_			F15BP[4:0]		
		23:16	FLTEN14	_	-			F14BP[4:0]		
		15:8	FLTEN13	_	-			F13BP[4:0]		
1DC		7:0	FLTEN12	_	_			F12BP[4:0]		
	C1FLTCON4	31:24	FLTEN19	_	_			F19BP[4:0]		
		23:16	FLTEN18	_	_			F18BP[4:0]		
		15:8	FLTEN17	_	_			F17BP[4:0]		
1E0		7:0	FLTEN16	_	_			F16BP[4:0]		
	C1FLTCON5	31:24	FLTEN23	_	_			F23BP[4:0]		
		23:16	FLTEN22	_	_			F22BP[4:0]		
		15:8	FLTEN21	_	_			F21BP[4:0]		
1E4		7:0	FLTEN20	_	_			F20BP[4:0]		
	C1FLTCON6	31:24	FLTEN27	_	_			F27BP[4:0]		
		23:16	FLTEN26	_	_			F26BP[4:0]		
		15:8	FLTEN25	_	_			F25BP[4:0]		
1E8		7:0	FLTEN24		_			F24BP[4:0]		
-	C1FLTCON7	31:24	FLTEN31	_	_			F31BP[4:0]		
		23:16	FLTEN30	_	_			F30BP[4:0]		
		15:8	FLTEN29	_	_			F29BP[4:0]		
1EC		7:0	FLTEN28	_	_			F28BP[4:0]		
	C1FLTOBJ0	31:24	_	EXIDE	SID11			EID[17:6]		
		23:16				EID	12:5]	[]		
		15:8			EID[4:0]				SID[10:8]	
1F0		7:0				SID	[7:0]			
-	C1MASK0	31:24	_	MIDE	MSID11			MEID[17:6]		
		23:16				MEID	[12:5]			
		15:8			MEID[4:0]				MSID[10:8]	
1F4		7:0				MSI	D[7:0]	l		
1F8	C1FLTOBJ1	31:0					IFLTOBJ0			
1FC	C1MASK1	31:0					C1MASK0			
200	C1FLTOBJ2	31:0					IFLTOBJ0			
204	C1MASK2	31:0					C1MASK0			
208	C1FLTOBJ3	31:0					1FLTOBJ0			
20C	C1MASK3	31:0					C1MASK0			
210	C1FLTOBJ4	31:0				same as C	1FLTOBJ0			
214	C1MASK4	31:0				same as	C1MASK0			
218	C1FLTOBJ5	31:0				same as C	1FLTOBJ0			
21C	C1MASK5	31:0				same as	C1MASK0			

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

^{© 2019-2020} Microchip Technology Inc.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
220	C1FLTOBJ6	31:0				same as C	C1FLTOBJ0			
224	C1MASK6	31:0				same as	C1MASK0			
228	C1FLTOBJ7	31:0				same as C	1FLTOBJ0			
22C	C1MASK7	31:0				same as	C1MASK0			
230	C1FLTOBJ8	31:0				same as C	1FLTOBJ0			
234	C1MASK8	31:0				same as	C1MASK0			
238	C1FLTOBJ9	31:0				same as C	1FLTOBJ0			
23C	C1MASK9	31:0				same as	C1MASK0			
240	C1FLTOBJ10	31:0				same as C	1FLTOBJ0			
244	C1MASK10	31:0				same as	C1MASK0			
248	C1FLTOBJ11	31:0				same as C	C1FLTOBJ0			
24C	C1MASK11	31:0				same as	C1MASK0			
250	C1FLTOBJ12	31:0				same as C	C1FLTOBJ0			
254	C1MASK12	31:0				same as	C1MASK0			
258	C1FLTOBJ13	31:0				same as C	1FLTOBJ0			
25C	C1MASK13	31:0				same as	C1MASK0			
260	C1FLTOBJ14	31:0					C1FLTOBJ0			
264	C1MASK14	31:0					C1MASK0			
268	C1FLTOBJ15	31:0					C1FLTOBJ0			
26C	C1MASK15	31:0					C1MASK0			
270	C1FLTOBJ16	31:0					C1FLTOBJ0			
274	C1MASK16	31:0					C1MASK0			
278	C1FLTOBJ17	31:0					CIFLTOBJ0			
27C	C1MASK17	31:0					C1MASK0			
280	C1FLTOBJ18	31:0					CIFLTOBJ0			
284	C1MASK18	31:0					C1MASK0			
288	C1FLTOBJ19	31:0					CIFLTOBJ0			
28C	C1MASK19	31:0					C1MASK0			
290	C1FLTOBJ20	31:0					C1FLTOBJ0			
294	C1MASK20	31:0					C1MASK0			
294	C1FLTOBJ21	31:0					CINIASKU CIFLTOBJO			
290 29C	C1MASK21	31:0					C1MASK0			
290 2A0	C1FLTOBJ22	31:0					CINIASKU CIFLTOBJO			
	C1MASK22						C1MASK0			
2A4 2A8		31:0 31:0								
	C1FLTOBJ23									
2AC	C1MASK23 C1FLTOBJ24	31:0					C1MASK0			
2B0 2B4	C1FLT0BJ24 C1MASK24	31:0 31:0					C1FLTOBJ0			
	_									
2B8	C1FLTOBJ25	31:0					C1MASK0			
2BC	C1MASK25	31:0					C1MASK0			
2C0	C1FLTOBJ26	31:0					CIFLTOBJ0			
2C4	C1MASK26	31:0					C1MASK0			
2C8	C1FLTOBJ27	31:0					CIFLTOBJ0			
2CC	C1MASK27	31:0					C1MASK0			
2D0	C1FLTOBJ28	31:0					CIFLTOBJ0			
2D4	C1MASK28	31:0					C1MASK0			
2D8	C1FLTOBJ29	31:0					C1FLTOBJ0			
2DC	C1MASK29	31:0					C1MASK0			
2E0	C1FLTOBJ30	31:0					C1FLTOBJ0			
2E4	C1MASK30	31:0					C1MASK0			
2E8	C1FLTOBJ31	31:0				same as C	1FLTOBJ0			
2EC	C1MASK31	31:0				same as	C1MASK0			

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

3.1 MCP2518FD Specific Registers

- Register 3-1: OSC
- Register 3-2: IOCON
- Register 3-3: CRC
- Register 3-4: ECCCON
- Register 3-5: ECCSTAT
- Register 3-6: DEVID

TABLE 3-3: REGISTER LEGEND

Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware only
W	Writable bit	HS	Set by Hardware only
U	Unimplemented bit, read as '0'	1	Bit is set at Reset
S	Settable bit	0	Bit is cleared at Reset
С	Clearable bit	х	Bit is unknown at Reset

EXAMPLE 3-1:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

^{© 2019-2020} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—				_	—		_
bit 23							bit 10
U-0	U-0	U-0	R-0	U-0	R-0	U-0	R-0
—		—	SCLKRDY		OSCRDY		PLLRDY
bit 15							bit 8
U-0	R/W-1	R/W-1	R/W-0	R/W-0	HS/C-0	U-0	R/W-0
_		DIV[1:0]	SCLKDIV ⁽¹⁾	LPMEN ⁽³⁾	OSCDIS ⁽²⁾		PLLEN ⁽¹⁾
bit 7		[]					bit (
Logondy							
Legena.							
-	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
R = Readable b		W = Writable '1' = Bit is se		U = Unimpler '0' = Bit is cle		as '0' x = Bit is un	known
R = Readable b -n = Value at P0	OR	'1' = Bit is se	t	•			known
R = Readable b -n = Value at PC bit 31-13	OR Unimplemen	ʻ1' = Bit is se ted: Read as	t :o'	•			known
R = Readable b -n = Value at PC bit 31-13	OR Unimplemen SCLKRDY: S	'1' = Bit is se ted: Read as ynchronized S	t :o'	•			known
R = Readable b -n = Value at PC bit 31-13	OR Unimplemen	'1' = Bit is se ted: Read as ynchronized S / 1	t :o'	•			known
R = Readable b -n = Value at P(bit 31-13 bit 12	DR Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV	'1' = Bit is se ted: Read as ynchronized S / 1	t '0' SCLKDIV bit	•			known
R = Readable b -n = Value at P(bit 31-13 bit 12	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready	t SCLKDIV bit	•			known
R = Readable b -n = Value at PC bit 31-13 bit 12 bit 11	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st	t SCLKDIV bit	•			known
R = Readable b -n = Value at P(bit 31-13 bit 12 bit 11 bit 10	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st t ready or off	t SCLKDIV bit	•			known
R = Readable b -n = Value at PC bit 31-13 bit 12 bit 11 bit 10 bit 9	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st t ready or off ted: Read as	t SCLKDIV bit	•			known
R = Readable b -n = Value at PC bit 31-13 bit 12 bit 11 bit 10 bit 9	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLL	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st t ready or off ted: Read as _ Ready	t SCLKDIV bit	•			known
R = Readable b -n = Value at PC bit 31-13 bit 12 bit 11 bit 10 bit 9	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st t ready or off ted: Read as _ Ready ted	t SCLKDIV bit	•			known
R = Readable b -n = Value at PO bit 31-13 bit 12 bit 11 bit 10 bit 9 bit 8	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLL 1 = PLL Lock	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st t ready or off ted: Read as _ Ready add add add add add add add	t GCLKDIV bit	•			known
R = Readable b -n = Value at PC bit 31-13 bit 12 bit 11 bit 10 bit 9	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLL 1 = PLL Lock 0 = PLL not r Unimplemen	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st t ready or off ted: Read as _ Ready add add add add add add add	t SCLKDIV bit	•			known
R = Readable b -n = Value at P(bit 31-13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLI 1 = PLL Lock 0 = PLL not r Unimplemen CLKODIV[1:0 11 =CLKO is	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready tunning and st t ready or off ted: Read as _ Ready ted: Read as _ Ready ted: Read as _ Clock Outp divided by 10	t SCLKDIV bit	•			known
R = Readable b -n = Value at P(bit 31-13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLI 1 = PLL Lock 0 = PLL not r Unimplemen CLKODIV[1:0 11 =CLKO is 10 =CLKO is	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready unning and st t ready or off ted: Read as _ Ready ted: Read as _ Ready ted: Read as _ Ready ted: Read as]: Clock Outp divided by 10 divided by 4	t SCLKDIV bit	•			known
R = Readable b -n = Value at PC bit 31-13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLL 1 = PLL Lock 0 = PLL not r Unimplemen CLKODIV[1:0 11 =CLKO is 10 =CLKO is 01 =CLKO is	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready unning and st t ready or off ted: Read as _ Ready ted: Read as _ Ready _	t SCLKDIV bit	•			known
bit 31-13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLL 1 = PLL Lock 0 = PLL not r Unimplemen CLKODIV[1:0 11 =CLKO is 10 =CLKO is 01 =CLKO is 00 =CLKO is	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready tunning and st t ready or off ted: Read as _ Ready ted eady ted: Read as _ Ready ted: Read as _ Ready ted: Read as _ Clock Outp divided by 10 divided by 2 divided by 1	t GCLKDIV bit CLKDIV bit able O'	•			known
R = Readable b -n = Value at P(bit 31-13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6-5	Unimplemen SCLKRDY: S 1 = SCLKDIV 0 = SCLKDIV Unimplemen OSCRDY: Clo 1 = Clock is r 0 = Clock not Unimplemen PLLRDY: PLL 1 = PLL Lock 0 = PLL not r Unimplemen CLKODIV[1:0 11 =CLKO is 10 =CLKO is 01 =CLKO is 00 =CLKO is	'1' = Bit is se ted: Read as ynchronized S / 1 / 0 ted: Read as ock Ready running and st t ready or off ted: Read as _ Ready ted: Read as _ Ready ted: Read as _ Clock Outp divided by 10 divided by 2 divided by 1 rstem Clock D	t GCLKDIV bit CLKDIV bit able O'	•			known

REGISTER 3-1: OSC – MCP2518FD OSCILLATOR CONTROL REGISTER

- 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.
- **3:** Setting LPMEN does not actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

REGISTER 3-1: OSC – MCP2518FD OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 3	LPMEN: Low Power Mode (LPM) Enable ⁽³⁾
	 1 = When in LPM, the device will stop the clock and power down the majority of the chip. Register and RAM values will be lost. The device will wake-up due to asserting nCS, or due to RXCAN activity. 0 = When in Sleep mode, the device will stop the clock, and retain it's register and RAM values. It will
	wake-up due to clearing the OSCDIS bit, or due to RXCAN activity.
bit 2	OSCDIS: Clock (Oscillator) Disable ⁽²⁾
	1 = Clock disabled, the device is in Sleep mode.0 = Enable Clock
bit 1	Unimplemented: Read as '0'
bit 0	PLLEN: PLL Enable ⁽¹⁾
	 1 = System Clock from 10x PLL 0 = System Clock comes directly from XTAL oscillator

- **Note 1:** This bit can only be modified in Configuration mode.
 - 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.
 - **3:** Setting LPMEN does not actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

^{© 2019-2020} Microchip Technology Inc.

	R/W-0	R/W-0	U-0	U-0	R/W-1	R/W-1
INTOD	SOF	TXCANOD		—	PM1	PM0
						bit 24
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x
	_		_		GPIO1	GPIO0
						bit 1
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x
_	_	—	_	_	LAT1	LAT0
		· ·			·	bit 8
R/W-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1
XSTBYEN	_	—	—	_	TRIS1 ⁽¹⁾	TRIS0 ⁽¹⁾
						bit (
oit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
OR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkı	nown
•						
		Drain Mode				
	-					
		in				
TXCANOD: T	XCAN Open I	Drain Mode				
1 = Open Drain Output						
Unimplement	ed: Read as	ʻ0 '				
PM1: GPIO P	in Mode					
		erted when CilN	T.RXIF and R	XIE are set		
-						
1 = Pin is used a <u>s GP</u> IO0						
-						
GPIO1: GPIO	1 Status					
0 = VGPIO0 <	VIL					
	U-0 U-0 U-0 R/W-0 XSTBYEN Dit OR Unimplement INTOD: Interna 1 = Open Dra 0 = Push/Pull SOF: Start-Of 1 = Open Dra 0 = Push/Pull SOF: Start-Of 1 = SOF sign 0 = Clock on TXCANOD: T 1 = Open Dra 0 = Push/Pull Unimplement PM1: GPIO Pl 1 = Pin is use 0 = Interrupt I PM0: GPIO Pl 1 = Pin is use 0 = Interrupt I Dit Complement GPIO1: GPIO 1 = VGPIO1 > 0 = VGPIO1 < GPIO0: GPIO 1 = VGPIO1 >	U-0U-0——U-0U-0——R/W-0U-0XSTBYEN—DitW = WritableOR'1' = Bit is seUnimplemented: Read as 'INTOD: Interrupt pins Open1 = Open Drain Output0 = Push/Pull OutputSOF: Start-Of-Frame signal1 = SOF signal on CLKO p0 = Clock on CLKO pinTXCANOD: TXCAN Open II1 = Open Drain Output0 = Push/Pull OutputSOF: Start-Of-Frame signal1 = SOF signal on CLKO p0 = Clock on CLKO pinTXCANOD: TXCAN Open II1 = Open Drain Output0 = Push/Pull OutputUnimplemented: Read as 'PM1: GPIO Pin Mode1 = Pin is used as GPIO10 = Interrupt Pin INT1, assetPM0: GPIO Pin Mode1 = Pin is used as GPIO00 = Interrupt Pin INT0, assetUnimplemented: Read as 'GPIO1: GPIO1 Status1 = VGPIO1 > VIH0 = VGPIO1 > VIH0 = VGPIO1 > VIH1 = VGPIO1 > VIH1 = VGPIO0 > VIH	U-0U-0U-0Image: Image of the state of the s	U-0U-0U-0U-0U-0U-0U-0 </td <td>U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 Image: Second Second</td> <td>U-0 U-0 U-0 U-0 R/W-x - - - - - GPI01 U-0 U-0 U-0 U-0 R/W-x - - GPI01 R/W-0 U-0 U-0 U-0 U-0 R/W-x - - - LAT1 R/W-0 U-0 U-0 U-0 U-0 R/W-1 XSTBYEN - - - - - Italia xSTBYEN - - - - - - TRIS1⁽¹⁾ with W = Writable bit U = Unimplemented bit, read as '0' R/W-1 R/W-1 R/W-1 R/W-1 XSTBYEN - - - - - TRIS1⁽¹⁾ Witable bit U = Unimplemented bit, read as '0' R/W-1 R/W-1 R/W-1 R/W-1 Dependention Start-Of-Frame signal 1 Start-Of-Frame signal 1 SOF start</td>	U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 Image: Second	U-0 U-0 U-0 U-0 R/W-x - - - - - GPI01 U-0 U-0 U-0 U-0 R/W-x - - GPI01 R/W-0 U-0 U-0 U-0 U-0 R/W-x - - - LAT1 R/W-0 U-0 U-0 U-0 U-0 R/W-1 XSTBYEN - - - - - Italia xSTBYEN - - - - - - TRIS1 ⁽¹⁾ with W = Writable bit U = Unimplemented bit, read as '0' R/W-1 R/W-1 R/W-1 R/W-1 XSTBYEN - - - - - TRIS1 ⁽¹⁾ Witable bit U = Unimplemented bit, read as '0' R/W-1 R/W-1 R/W-1 R/W-1 Dependention Start-Of-Frame signal 1 Start-Of-Frame signal 1 SOF start

REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER

2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER (CONTINUED)

bit 9	LAT1: GPIO1 Latch 1 = Drive Pin High 0 = Drive Pin Low
bit 8	LAT0: GPIO0 Latch 1 = Drive Pin High 0 = Drive Pin Low
bit 7	Unimplemented: Read as '0'
bit 6	XSTBYEN: Enable Transceiver Standby Pin Control 1 = XSTBY control enabled 0 = XSTBY control disabled
bit 5-2	Unimplemented: Read as '0'
bit 1	TRIS1: GPIO1 Data Direction ⁽¹⁾
	1 = Input Pin 0 = Output Pin
bit 0	TRIS0: GPIO0 Data Direction ⁽¹⁾ 1 = Input Pin 0 = Output Pin

- **Note 1:** If PMx = 0, TRISx will be ignored and the pin will be an output.
 - 2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

CRC – CRC REGISTER

REGISTER 3-3:

REGISTER 3-	J. CRC -						
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	_		FERRIE	CRCERRIE
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	HS/C-0	HS/C-0
		—	_	—		FERRIF	CRCERRIF
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			CRC[15:8]			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			CRC	[7:0]			
bit 7							bit 0
Legend:							
R = Readable t	nit	W = Writable b	hit	= Inimple	mented bit, rea	ad as 'O'	
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	known
		1 Bit lo cot		o Bitlo oit		X Dirio uni	
bit 31-26	Unimplemen	ted: Read as '0	,				
bit 25	FERRIE: CR	C Command For	mat Error Inte	errupt Enable			
bit 24	CRCERRIE:	CRC Error Interr	rupt Enable				
bit 23-18	Unimplemented: Read as '0'						
bit 17	FERRIF: CRC Command Format Error Interrupt Flag						
	 1 = Number of Bytes mismatch during "SPI with CRC" command occurred 0 = No SPI CRC command format error occurred 						
bit 16	CRCERRIF:	CRC Error Interr	upt Flag				
		match occurred					
	0 = No CRC	error has occurr	ed				
bit 15-0	CRC[15:0]: (Cycle Redundan	cy Check fron	n last CRC mis	smatch		

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 31	-	-					bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 23							bit 16
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				PARITY[6:0]			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	—	—	—	DEDIE	SECIE	ECCEN
bit 7	-	-					bit 0
Legend:							
R = Readable bit W = Writable		W = Writable	bit	U = Unimplemented bit,		read as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

REGISTER 3-4: ECCCON – ECC CONTROL REGISTER

bit 31-15 Unimplemented: Read as '0'

bit 14-8 **PARITY[6:0]:** Parity bits used during write to RAM when ECC is disabled

bit 7-3 Unimplemented: Read as '0'

bit 2 **DEDIE:** Double Error Detection Interrupt Enable Flag

bit 1 SECIE: Single Error Detection Interrupt Enable Flag

bit 0 ECCEN: ECC Enable

1 = ECC enabled

0 = ECC disabled

© 2019-2020 Microchip Technology Inc.

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_	—	—	—		ERRAD	DR[11:8]	
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ERRADI	DR[7:0]			
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—		_	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	HS/C-0	HS/C-0	U-0
	—				DEDIF	SECIF	
bit 7							bit 0
Legend:							
R = Readabl	la hit	W = Writable	hit	II – Unimplo	mented bit, rea	d oo '0'	
				0 – Onimple 0' = Bit is cle		x = Bit is unkr	
-n = Value at POR '1' = Bit is set				aleu		IOWIT	
bit 31-28	Unimplemen	ted: Read as '()'				
bit 27-16	-	ERRADDR[11:0]: Address where last ECC error occurred					
bit 15-3	-	Unimplemented: Read as '0'					
bit 2	•	le Error Detecti		ad			
		rror was detect	-	-9			
		le Error Detecti					
bit 1	SECIF: Single	e Error Detectio	n Interrupt Fla	g			
		ror was detecte					
	-	e Error occurred					
bit 0	Unimplemen	ted: Read as ')'				

REGISTER 3-5: ECCSTAT – ECC STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			—	_			—
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		<u> </u>	_				<u> </u>
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—				—
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	ID[3	3:0]			REV	/[3:0]	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unk	nown	
bit 31-8 L	Jnimplemen	ted: Read as 'o	3				
hit 7_/							

REGISTER 3-6: DEVID – DEVICE ID REGISTER

ID[3:0]: Device ID bit 7-4

bit 3-0 REV[3:0]: Silicon Revision

^{© 2019-2020} Microchip Technology Inc.

NOTES:

3.2 CAN FD Controller Module Registers

Configuration Registers

- Register 3-7: CiCON
- Register 3-8: CiNBTCFG
- Register 3-9: CiDBTCFG
- Register 3-10: CiTDC
- Register 3-11: CiTBC
- Register 3-12: CiTSCON

Interrupt and Status Registers

- Register 3-13: CiVEC
- Register 3-14: CiINT
- Register 3-15: CiRXIF
- Register 3-16: CiRXOVIF
- Register 3-17: CiTXIF
- Register 3-18: CiTXATIF
- Register 3-19: CiTXREQ

Error and Diagnostic Registers

- Register 3-20: CiTREC
- Register 3-21: CiBDIAG0
- Register 3-22: CiBDIAG1

TABLE 3-4: REGISTER LEGEND

Fifo Control and Status Registers

- Register 3-23: CiTEFCON
- Register 3-24: CiTEFSTA
- Register 3-25: CiTEFUA
- Register 3-26: CiTXQCON
- Register 3-27: CiTXQSTA
- Register 3-28: CiTXQUA
- Register 3-29: CiFIFOCONm m = 1 to 31
- Register 3-30: CiFIFOSTAm m = 1 to 31
- Register 3-31: CiFIFOUAm m = 1 to 31

Filter Configuration and Control Registers

- Register 3-32: CiFLTCONm m = 0 to 7
- Register 3-33: CiFLTOBJm m = 0 to 31
- Register 3-34: CiMASKm m = 0 to 31

Note: The 'i' shown in the register identifier denotes CANi, for example, C1CON. The MCP2518FD device contains one CAN FD Controller Module.

Sym	Description	Sym	Description
R	Readable bit	HC	Cleared by Hardware only
W	Writable bit	HS	Set by Hardware only
U	Unimplemented bit, read as '0'	1	Bit is set at Reset
S	Settable bit	0	Bit is cleared at Reset
С	Clearable bit	х	Bit is unknown at Reset

EXAMPLE 3-2:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
	TXBWS[3:0]			ABAT		REQOP[2:0]	
oit 31							bit 24
R-1	R-0	R-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
	OPMOD[2:0]		TXQEN ⁽¹⁾	STEF ⁽¹⁾	SERR2LOM (1)	ESIGM ⁽¹⁾	RTXAT ⁽¹⁾
bit 23							bit 16
U-0	U-0	U-0	R/W-0	R-0	R/W-1	R/W-1	R/W-1
	_	—	BRSDIS	BUSY	WFT	[1:0]	WAKFIL ⁽¹⁾
bit 15							bit 8
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	PXEDIS ⁽¹⁾	ISOCRCEN (1)			DNCNT[4:0]		
bit 7							bit (
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un		x = Bit is unk	nown
bit 31-28	Delay betwee 0000 = No de 0001 = 2 0010 = 4 0011 = 8 0100 = 16 0101 = 32 0110 = 64 0111 = 128 1000 = 256 1001 = 512 1010 = 1024 1011 = 2048 1111-1100	= 4096	ive transmissio		ion bit times)		
bit 27	1 = Signal al	All Pending Trai I transmit FIFOs vill clear this bit	to abort trans		e aborted		
Note 1:	These bits can onl	y be modified in	Configuration	mode.			
2:	In Sleep mode, the read as '1'. The ap mode request.						

REGISTE	R 3-7: CICON – CAN CONTROL REGISTER (CONTINUED)
bit 26-24	REQOP[2:0] : Request Operation Mode bits 000 = Set Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames 001 = Set Sleep mode 010 = Set Internal Loopback mode 101 = Set Listen Only mode 100 = Set Configuration mode 101 = Set External Loopback mode 110 = Set Normal CAN 2.0 mode; possible error frames on CAN FD frames 111 = Set Restricted Operation mode
bit 23-21	OPMOD[2:0]: Operation Mode Status bits ⁽²⁾ 000 = Module is in Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames 001 = Module is in Sleep mode 010 = Module is in Internal Loopback mode 011 = Module is in Listen Only mode 100 = Module is in Configuration mode 101 = Module is in External Loopback mode 101 = Module is in External Loopback mode 101 = Module is Normal CAN 2.0 mode; possible error frames on CAN FD frames 111 = Module is Restricted Operation mode
bit 20	TXQEN : Enable Transmit Queue bit ⁽¹⁾ 1 = Enables TXQ and reserves space in RAM 0 = Do not reserve space in RAM for TXQ
bit 19	 STEF: Store in Transmit Event FIFO bit⁽¹⁾ 1 = Saves transmitted messages in TEF and reserves space in RAM 0 = Do not save transmitted messages in TEF
bit 18	SERR2LOM : Transition to Listen Only Mode on System Error bit ⁽¹⁾ 1 = Transition to Listen Only Mode 0 = Transition to Restricted Operation Mode
bit 17	ESIGM : Transmit ESI in Gateway Mode bit ⁽¹⁾ 1 = ESI is transmitted recessive when ESI of message is high or CAN controller error passive 0 = ESI reflects error status of CAN controller
bit 16	RTXAT : Restrict Retransmission Attempts bit ⁽¹⁾ 1 = Restricted retransmission attempts, CiFIFOCONm.TXAT is used 0 = Unlimited number of retransmission attempts, CiFIFOCONm.TXAT will be ignored
bit 15-13	Unimplemented: Read as '0'
bit 12	BRSDIS : Bit Rate Switching Disable bit 1 = Bit Rate Switching is Disabled, regardless of BRS in the Transmit Message Object 0 = Bit Rate Switching depends on BRS in the Transmit Message Object
bit 11	BUSY : CAN Module is Busy bit 1 = The CAN module is transmitting or receiving a message 0 = The CAN module is inactive
bit 10-9	WFT[1:0]: Selectable Wake-up Filter Time bits 00 = T00FILTER 01 = T01FILTER 10 = T10FILTER 11 = T11FILTER
	Note: Please refer to Table 7-5.
bit 8	WAKFIL: Enable CAN Bus Line Wake-up Filter bit ⁽¹⁾ 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up
Note 1:	These bits can only be modified in Configuration mode.
2:	In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will read as '1'. The application software should use these bit fields as a handshake indication for the Sleep mode request.

^{© 2019-2020} Microchip Technology Inc.

REGISTER 3-7: CiCON – CAN CONTROL REGISTER (CONTINUED)

bit 7	Unimplemented: Read as '0'
bit 6	 PXEDIS: Protocol Exception Event Detection Disabled bit⁽¹⁾ A recessive "res bit" following a recessive FDF bit is called a Protocol Exception. 1 = Protocol Exception is treated as a Form Error. 0 = If a Protocol Exception is detected, the CAN FD Controller Module will enter Bus Integrating state.
bit 5	 ISOCRCEN: Enable ISO CRC in CAN FD Frames bit⁽¹⁾ 1 = Include Stuff Bit Count in CRC Field and use Non-Zero CRC Initialization Vector according to ISO 11898-1:2015 0 = Do NOT include Stuff Bit Count in CRC Field and use CRC Initialization Vector with all zeros
bit 4-0	DNCNT[4:0]: Device Net Filter Bit Number bits 10011-11111 = Invalid Selection (compare up to 18-bits of data with EID) 10010 = Compare up to data byte 2 bit 6 with EID17 00001 = Compare up to data byte 0 bit 7 with EID0 00000 = Do not compare data bytes
Note 1:	These bits can only be modified in Configuration mode.

2: In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will read as '1'. The application software should use these bit fields as a handshake indication for the Sleep mode request.

REGISTER 3-8: CINBTCFG – NOMINAL BIT TIME CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			BRF	P[7:0]				
bit 31							bit 24	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	
			TSEC	61[7:0]				
bit 23							bit 16	
U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	
				TSEG2[6:0]				
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	
				SJW[6:0]				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 31-24		aud Rate Presca = TQ = 256/Fsys						
	 0000 0000	= TQ = 1/Fsys						

Note 1: This register can only be modified in Configuration mode.

REGISTER 3-8: CINBTCFG – NOMINAL BIT TIME CONFIGURATION REGISTER (CONTINUED)

bit 23-16	TSEG1[7:0] : Time Segment 1 bits (Propagation Segment + Phase Segment 1) 1111 1111 = Length is 256 x TQ
	0000 0000 = Length is 1 x TQ
bit 15	Unimplemented: Read as '0'
bit 14-8	TSEG2[6:0]: Time Segment 2 bits (Phase Segment 2)
	111 1111 = Length is 128 x TQ
	000 0000 = Length is 1 x TQ
bit 7	Unimplemented: Read as '0'
bit 6-0	SJW[6:0] : Synchronization Jump Width bits
	 000 0000 = Length is 1 x TQ


Note 1: This register can only be modified in Configuration mode.

^{© 2019-2020} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BRP	[7:0]			
bit 31							bit 24
U-0	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0
	—	_			TSEG1[4:0]		
bit 23							bit 16
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1	R/W-1
—	—	—	—		TSEG	62[3:0]	
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1	R/W-1
—	_	—	—		SJW	/[3:0]	
bit 7							bit 0
Legend:							
R = Readable		W = Writable		-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 31-24		ud Rate Presc = Tq = 256/Fsy					
	 0000 0000 =	= TQ = 1/Fsys					
bit 23-21	Unimplemen	ted: Read as '	0'				
bit 20-16		Time Segment ngth is 32 x To		ation Segment	+ Phase Segm	nent 1)	
	 0 0000 = Le	ngth is 1 x TQ					
bit 15-12		ted: Read as '	0'				
bit 11-8	-	Time Segment		Segment 2)			
	1111 = Lengt	th is 16 x TQ	·				
	0000 = Leng						
bit 7-4	-	ted: Read as '					
bit 3-0	SJW[3:0] : Sy 1111 = Leng t	nchronization 、 th is 16 x TQ	Jump Width bit	S			
	 0000 = Leng t	th is 1 x Tq					

Note 1: This register can only be modified in Configuration mode.

	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
	—	—	—	—		EDGFLTEN	SID11EN		
bit 31							bit 2		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0		
		0-0	0-0	0-0	0-0	TDCMC			
bit 23							bit 1		
U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0		
-				TDCO[6:0]					
bit 15							bit		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_			TDC	V[5:0]				
bit 7							bit		
<u> </u>									
Legend: R = Readabl	a hit	M = Mritable	hit		montod hit ro				
-n = Value at		W = Writable '1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
	FUN		·		aleu		OWI		
bit 31-26	Unimplemer	ted: Read as '	0'						
bit 25	EDGFLTEN: Enable Edge Filtering during Bus Integration state bit								
511 20									
511 20	1 = Edge Fili	tering enabled,							
bit 24	1 = Edge Fili 0 = Edge Fili		according to I	SO 11898-1:20	15				
-	1 = Edge Fil [:] 0 = Edge Fil [:] SID11EN : En 1 = RRS is u	tering enabled, tering disabled able 12-Bit SID ised as SID11 i	according to Is o in CAN FD Bann CAN FD bas	SO 11898-1:20 ase Format Me e format mess	15 essages bit ages: SID[11:()] = {SID[10:0], S	SID11}		
bit 24	1 = Edge Fil 0 = Edge Fil SID11EN: En 1 = RRS is u 0 = Do not u	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10	according to I) in CAN FD B n CAN FD bas 0:0] according	SO 11898-1:20 ase Format Me e format mess	15 essages bit ages: SID[11:(0] = {SID[10:0], S	SID11}		
-	1 = Edge Fil [:] 0 = Edge Fil [:] SID11EN : En 1 = RRS is u 0 = Do not u Unimplemer	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10 ited: Read as '0	according to I) in CAN FD B n CAN FD bas 0:0] according 0'	SO 11898-1:20 ase Format Me e format mess to ISO 11898- ⁻	15 essages bit ages: SID[11:0 1:2015	0] = {SID[10:0], S v Sample Point (\$	·		
bit 24 bit 23-18	 1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplement TDCMOD[1:0 10-11 = Au 	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10 ited: Read as '0 0]: Transmitter I uto; measure de	according to I o in CAN FD B n CAN FD bas 0:0] according 0' Delay Comper elay and add T	SO 11898-1:20 ase Format Me e format mess to ISO 11898- usation Mode b DCO.	15 essages bit ages: SID[11:(1:2015 its; Secondary		·		
bit 24 bit 23-18	1 = Edge Fil: 0 = Edge Fil: SID11EN: En 1 = RRS is u 0 = Do not u Unimplemen TDCMOD[1: 10-11 = Au 01 = Manual;	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10 ited: Read as '0 0]: Transmitter I ito; measure de Do not measure	according to I o in CAN FD B n CAN FD bas 0:0] according 0' Delay Comper elay and add T	SO 11898-1:20 ase Format Me e format mess to ISO 11898- usation Mode b DCO.	15 essages bit ages: SID[11:(1:2015 its; Secondary		Ē		
bit 24 bit 23-18	1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10 ited: Read as '0 0]: Transmitter I ito; measure de Do not measure	according to 1 0 in CAN FD Banc AN FD bas 0:0] according 0' Delay Comperelay and add T re, use TDCV	SO 11898-1:20 ase Format Me e format mess to ISO 11898- usation Mode b DCO.	15 essages bit ages: SID[11:(1:2015 its; Secondary		Ē		
bit 24 bit 23-18 bit 17-16	 1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplement TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplement TDCO[6:0]: T 	tering enabled, tering disabled able 12-Bit SID used as SID11 in se RRS; SID[10 ted: Read as '0 D: Transmitter I uto; measure de Do not measure sabled ted: Read as '0 fransmitter Dela	according to 13 0 in CAN FD Bas n CAN FD bas 0:0] according 0' Delay Comper elay and add T re, use TDCV 0' ay Compensat	SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r ion Offset bits;	15 ages: SID[11:0 1:2015 its; Secondary register Secondary Sa		SSP)		
bit 24 bit 23-18 bit 17-16 bit 15	1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplemen TDCMOD[1: 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen TDCO[6:0]: 1 Two's completion	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10 ited: Read as '0 0]: Transmitter I ito; measure de Do not measure sabled ited: Read as '0 fransmitter Dela ement; offset ca	according to Is o in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Comper elay and add T re, use TDCV 0' ay Compensat in be positive,	SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r ion Offset bits;	15 ages: SID[11:0 1:2015 its; Secondary register Secondary Sa	v Sample Point (S	SSP)		
bit 24 bit 23-18 bit 17-16 bit 15	1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplemen TDCMOD[1: 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen TDCO[6:0]: 1 Two's completion	tering enabled, tering disabled able 12-Bit SID used as SID11 in se RRS; SID[10 ted: Read as '0 D: Transmitter I uto; measure de Do not measure sabled ted: Read as '0 fransmitter Dela	according to Is o in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Comper elay and add T re, use TDCV 0' ay Compensat in be positive,	SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r ion Offset bits;	15 ages: SID[11:0 1:2015 its; Secondary register Secondary Sa	v Sample Point (S	SSP)		
bit 24 bit 23-18 bit 17-16 bit 15	1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen TDCO[6:0]: T Two's comple 011 1111 = 	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10 ited: Read as '0 0]: Transmitter I ito; measure de Do not measure sabled ited: Read as '0 fransmitter Dela ement; offset ca	according to Is o in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Comper elay and add T re, use TDCV 0' ay Compensat in be positive,	SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r ion Offset bits;	15 ages: SID[11:0 1:2015 its; Secondary register Secondary Sa	v Sample Point (S	SSP)		
bit 24 bit 23-18 bit 17-16 bit 15	1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplement TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplement TDCO[6:0]: T Two's complet 011 1111 = 000 0000 = 	tering enabled, tering disabled able 12-Bit SID used as SID11 in se RRS; SID[10 nted : Read as '0 D]: Transmitter I uto; measure de Do not measure sabled nted : Read as '0 Fransmitter Dela ement; offset ca 63 x TSYSCLE	according to 13 0 in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Comper elay and add T re, use TDCV 0' ay Compensat an be positive, K	SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r ion Offset bits;	15 ages: SID[11:0 1:2015 its; Secondary register Secondary Sa	v Sample Point (S	SSP)		
bit 24 bit 23-18 bit 17-16 bit 15 bit 14-8	1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not u Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen TDCO[6:0]: T Two's comple 011 1111 = 000 0000 = 111 1111 =	tering enabled, tering disabled hable 12-Bit SID used as SID11 in se RRS; SID[1(nted : Read as '(D]: Transmitter I uto; measure de con not measure sabled nted : Read as '(fransmitter Dela ement; offset ca 63 x TSYSCLK 0 x TSYSCLK	according to 13 0 in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Comperelay and add T re, use TDCV 0' ay Compensat in be positive, K	SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r ion Offset bits;	15 ages: SID[11:0 1:2015 its; Secondary register Secondary Sa	v Sample Point (S	SSP)		
bit 24 bit 23-18 bit 17-16 bit 15	<pre>1 = Edge Filt 0 = Edge Filt 0 = Edge Filt 0 = Do not u 0 = Do not u Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen TDCO[6:0]: T Two's comple 011 1111 = 000 0000 = 111 1111 = Unimplemen TDCV[5:0]: T</pre>	tering enabled, tering disabled able 12-Bit SID ised as SID11 in se RRS; SID[10 ited : Read as '0 D]: Transmitter I uto; measure de ; Do not measure abled ited : Read as '0 Fransmitter Dela ement; offset ca 63 x TSYSCLK 0 x TSYSCLK = -64 x TSYSCI ited: Read as '0	according to 13 0 in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Comper elay and add T re, use TDCV 0' ay Compensat K LK 0' ay Compensat	SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r ion Offset bits; zero, or negati	15 essages bit ages: SID[11:0 1:2015 its; Secondary egister Secondary Sa ve.	v Sample Point (S	SSP)		



^{© 2019-2020} Microchip Technology Inc.

REGISTER 3-11: CITBC – TIME BASE COUNTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TBC[31:24]				
bit 31							bit 24	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TBC[23:16]				
bit 23							bit 16	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TBC	[15:8]				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TBC	[7:0]				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 31-0 **TBC[31:0]**: Time Base Counter bits

This is a free running timer that increments every TBCPRE clocks when TBCEN is set

Note 1: The TBC will be stopped and reset when TBCEN = 0.

2: The TBC prescaler count will be reset on any write to CiTBC (CiTSCON.TBCPRE will be unaffected).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 31							bit 2
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_		_	—	TSRES	TSEOF	TBCEN
bit 23							bit 1
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—			—	—	—	TBCP	RE[9:8]
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TBCPR	E[7:0]			
bit 7							bit
bit 31-19	-	nted: Read as '					
	-						
bit 18	1 = at sample	e Stamp res bit e point of the bi ble point of SOF	t following the F				
bit 17	1 = Time Sta - RX no - TX no 0 = Time Sta - Classic	e Stamp EOF b amp when fram error until last b error until the e amp at "beginnin al Frame: at sa me: see TSRES	e is taken valid: out one bit of Eo nd of EOF ng" of Frame: mple point of S	OF			
bit 16	TBCEN : Time 1 = Enable T 0 = Stop and		⁻ Enable bit				
bit 15-10	-	nted: Read as '	0'				
bit 9-0		1. T D					
DIL 9-0		increments eve	ounter Prescalery 1024 clocks	er bits			

REGISTER 3-12: CITSCON – TIME STAMP CONTROL REGISTER

REGISTER 3-13: CiVEC – INTERRUPT CODE REGISTER

U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
_			F	RXCODE[6:0] ⁽¹)				
bit 31							bit 24		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
—			-	TXCODE[6:0] ^{(1})				
bit 23							bit 16		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
_	_	_	-		FILHIT[4:0] ⁽¹⁾		-		
bit 15							bit 8		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
				ICODE[6:0] ⁽¹⁾			1:10		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
	0100000-01 0011111 = 0000010 = 0000001 =	No interrupt 11111 = Reserve FIFO 31 Interrup FIFO 2 Interrupt FIFO 1 Interrupt Reserved. FIFO	ot (RFIF[31] se (RFIF[2] set) (RFIF[1] set)						
bit 23		ented: Read as '		ive.					
bit 22-16	TXCODE[6 : 1000001-1 1000000 =	:0]: Transmit Inte 1111111 = Rese No interrupt 0111111 = Rese	errupt Flag Coo rved	le bits ^(1)					
	0011111 = FIFO 31 Interrupt (TFIF[31] set)								
		FIFO 1 Interrupt TXQ Interrupt (T							
bit 15-13		ented: Read as '							
bit 12-8	FILHIT[4:0] 11111 = Fil 11110 = Fil		er bits ^(1)						
	 00001 = Fil i	ter 1							

Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

REGISTER 3-13: CIVEC – INTERRUPT CODE REGISTER (CONTINUED)

- bit 7 Unimplemented: Read as '0'
- bit 6-0 ICODE[6:0]: Interrupt Flag Code bits⁽¹⁾
 - 1001011-1111111 = Reserved
 - 1001010 = Transmit Attempt Interrupt (any bit in CiTXATIF set)
 - 1001001 = Transmit Event FIFO Interrupt (any bit in CiTEFIF set)
 - 1001000 = Invalid Message Occurred (IVMIF/IE)
 - 1000111 = Operation Mode Change Occurred (MODIF/IE)
 - 1000110 = TBC Overflow (TBCIF/IE)
 - 1000101 = RX/TX MAB Overflow/Underflow (RX: message received before previous message was saved to memory; TX: can't feed TX MAB fast enough to transmit consistent data.) (SERRIF/IE)
 - 1000100 = Address Error Interrupt (illegal FIFO address presented to system) (SERRIF/IE)
 - 1000011 = Receive FIFO Overflow Interrupt (any bit in CiRXOVIF set)
 - 1000010 = Wake-up interrupt (WAKIF/WAKIE)
 - 1000001 = Error Interrupt (CERRIF/IE)
 - 1000000 = No interrupt
 - 0100000-0111111 = Reserved
 - 0011111 = FIFO 31 Interrupt (TFIF[31] or RFIF[31] set)

... 0000001 = FIFO 1 Interrupt (TFIF[1] or RFIF[1] set) 0000000 = TXQ Interrupt (TFIF[0] set)

Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

	D 4 1 4 6	D 4.4 c	D 4 4 4 6	D 4 1 4 6	D 444 c	D 4 4 4 6	D 4 4 4 4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IVMIE	WAKIE	CERRIE	SERRIE	RXOVIE	TXATIE	SPICRCIE	ECCIE
bit 31							bit 24
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			TEFIE	MODIE	TBCIE	RXIE	TXIE
bit 23		·	•				bit 16
HS/C-0	HS/C-0	HS/C-0	HS/C-0	R-0	R-0	R-0	R-0
IVMIF ⁽¹⁾	WAKIF ⁽¹⁾	CERRIF ⁽¹⁾	SERRIF ⁽¹⁾	RXOVIF	TXATIF	SPICRCIF	ECCIF
bit 15		0LI II III	0Li i i i	10.001			bit 8
U-0	U-0	U-0	R-0	HS/C-0	HS/C-0	R-0	R-0
	—		TEFIF	MODIF ⁽¹⁾	TBCIF ⁽¹⁾	RXIF	TXIF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
iii valdo atri							
bit 31	IVMIE: Invalid	Message Inter	rrupt Enable bi	t			
bit 30	WAKIE: Bus	Nake Up Interr	upt Enable bit				
bit 29	CERRIE: CAN	N Bus Error Inte	errupt Enable b	bit			
bit 28	SERRIE: Syst	tem Error Interi	upt Enable bit				
bit 27	RXOVIE: Rec	eive FIFO Ove	rflow Interrupt	Enable bit			
bit 26	TXATIE: Tran	smit Attempt In	terrupt Enable	bit			
bit 25	SPICRCIE: S	PI CRC Error I	nterrupt Enable	e bit			
bit 24	ECCIE: ECC	Error Interrupt	Enable bit				
bit 23-21	Unimplemen	ted: Read as ')'				
bit 20	TEFIE: Transi	mit Event FIFO	Interrupt Enab	ole bit			
bit 19		e Change Interi	-				
bit 18		Base Counter I	-				
bit 17		e FIFO Interrup	-				
bit 16		it FIFO Interrup					
bit 15		Message Inter)			
bit 14		Vake Up Interr					
bit 13		N Bus Error Inte		1)			
bit 12	SERRIF: Syst 1 = A system	tem Error Interr error occurred	upt Flag bit ⁽¹⁾				
bit 11	RXOVIF : Rec 1 = Receive	m error occurre eive Object Ov FIFO overflow (ve FIFO overflo	erflow Interrup				
bit 10	TXATIF: Tran	smit Attempt In	terrupt Flag bit	t			
Note 1: Flag	gs are set by ha	ardware and cle	eared by applic	ation.			

REGISTER 3-14: CIINT – INTERRUPT REGISTER

REGISTER 3-14: CIINT – INTERRUPT REGISTER (CONTINUED)

bit 9	SPICRCIF: SPI CRC Error Interrupt Flag bit
bit 8	ECCIF: ECC Error Interrupt Flag bit
bit 7-5	Unimplemented: Read as '0'
bit 4	TEFIF : Transmit Event FIFO Interrupt Flag bit 1 = TEF interrupt pending 0 = No TEF interrupts pending
	<pre>MODIF: Operation Mode Change Interrupt Flag bit⁽¹⁾ 1 = Operation mode change occurred (OPMOD has changed) 0 = No mode change occurred</pre>
bit 2	 TBCIF: Time Base Counter Overflow Interrupt Flag bit⁽¹⁾ 1 = TBC has overflowed 0 = TBC did not overflow
bit 1	RXIF : Receive FIFO Interrupt Flag bit 1 = Receive FIFO interrupt pending 0 = No receive FIFO interrupts pending
bit 0	TXIF : Transmit FIFO Interrupt Flag bit 1 = Transmit FIFO interrupt pending 0 = No transmit FIFO interrupts pending

Note 1: Flags are set by hardware and cleared by application.

^{© 2019-2020} Microchip Technology Inc.

			RFIF	-[15:8]			
bit 15							bit
R-0	R-0	R-0	R-0	R-0	R-0	R-0	U-0
		R	FIF[7:1]				_
bit 7							bit (
Logondy							
Legend:							
R = Readable bit		W = Writable bit		U = Unimplen	nented bit, re	ead as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle		x = Bit is unknown	

 it 31-1
 RFIF[31:1]: Receive FIFO Interrupt Pending bits⁽¹⁾

 1 = One or more enabled receive FIFO interrupts are pending

 0 = No enabled receive FIFO interrupts are pending

bit 0 Unimplemented: Read as '0'

Note 1: RFIF = 'or' of enabled RXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFOV	F[31:24]			
pit 31							bit 2
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFOV	F[23:16]			
bit 23							bit 10
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				′IF[15:8]			
bit 15							bit
R-0	R-0	R-0	R-0	R-0	R-0	R-0	U-0
			RFOVIF[7:1]				_
bit 7							bit (
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, re	ead as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-16: CIRXOVIF – RECEIVE OVERFLOW INTERRUPT STATUS REGISTER

bit 31-1 **RFOVIF[31:1]**: Receive FIFO Overflow Interrupt Pending bits 1 = Interrupt is pending 0 = Interrupt not pending

bit 0 Unimplemented: Read as '0'

Note 1: Flags need to be cleared in FIFO register

^{© 2019-2020} Microchip Technology Inc.

REGISTER 3-17: CITXIF – TRANSMIT INTERRUPT STATUS REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF	[31:24]			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF[2	23:16] ⁽¹⁾			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF[15:8] ^(1)			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF	[7:0] ⁽¹⁾			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	mented bit, re	ead as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

bit 31-0 **TFIF[31:0]**: Transmit FIFO/TXQ ⁽²⁾ Interrupt Pending bits⁽¹⁾ 1 = One or more enabled transmit FIFO/TXQ interrupts are pending 0 = No enabled transmit FIFO/TXQ interrupt are pending

Note 1: TFIF = 'or' of the enabled TXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

2: TFIF[0] is for the Transmit Queue.

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
K-0	K-0	R-0		-	K-0	K-0	K-0
			IFAIIF	31:24] ^(1)			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFATIF[23:16] ^(1)			
bit 23							bit 1
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFATIF	[15:8] ^(1)			
bit 15							bit
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFATIF	[7:0] ⁽¹⁾			
bit 7							bit
Legend:							
R = Readable I	bit	W = Writable bit		U = Unimpler	nented bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-18: CITXATIF – TRANSMIT ATTEMPT INTERRUPT STATUS REGISTER

bit 31-0 **TFATIF[31:0]**: Transmit FIFO/TXQ ⁽²⁾ Attempt Interrupt Pending bits⁽¹⁾ 1 = Interrupt is pending 0 = Interrupt not pending

Note 1: Flags need to be cleared in FIFO register

2: TFATIF[0] is for the Transmit Queue.

^{© 2019-2020} Microchip Technology Inc.

REGISTER 3-19: CITXREQ – TRANSMIT REQUEST REGISTER

S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXREC	[31:24]			
bit 31							bit 24
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXREC	[23:16]			
bit 23							bit 16
0,410,0	0,410.0	0,410.0	0,110,0	0 // 10 0	0,110,0	0/110.0	0// 10.0
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
1.1.45			TXRE	[15:8]			
bit 15							bit 8
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXRE	Q[7:0]			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 31-1 bit 0	<u>TXEN= 1</u> (Ob Setting this bi The bit will au This bit can I <u>TXEN= 0</u> (Ob This bit has no	NOT be used f ject configured o effect ansmit Queue	as a Transmit sending a ma ar when the m or aborting a as a Receive Message Sen	t Object) essage. essage(s) queu transmission. Object) d Request bit		ct is (are) succ	essfully sent.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—		
bit 31							bit 24	
U-0	U-0	R-1	R-0	R-0	R-0	R-0	R-0	
—	—	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	
bit 23							bit 16	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TEC[7:0]				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			REC	[7:0]				
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown		
bit 31-22	Unimplemen	ted: Read as '0	,					
bit 21		nitter in Bus Of on mode, TXBC			not on the bus.			
bit 20	U U	nitter in Error Pa						
bit 19		ver in Error Pas			•			

REGISTER 3-20: CITREC – TRANSMIT/RECEIVE ERROR COUNT REGISTER

bit 18 **TXWARN**: Transmitter in Error Warning State bit (128 > TEC > 95)

- bit 17 **RXWARN**: Receiver in Error Warning State bit (128 > REC > 95)
- bit 16 EWARN: Transmitter or Receiver is in Error Warning State bit
- bit 15-8 **TEC[7:0]**: Transmit Error Counter bits
- bit 7-0 **REC[7:0]**: Receive Error Counter bits

REGISTER 3-21: CiBDIAG0 – BUS DIAGNOSTIC REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTERR	CNT[7:0]			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DRERR	CNT[7:0]			
bit 23							bit 16
DAMO		DAVA	D /// 0	DM/ 0	DAMO	DAMO	D/M/ 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NIERR	CNT[7:0]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NRERR	CNT[7:0]			
bit 7							bit 0
Legend:							
R = Readable	, hit	W = Writable	hit	II – Unimplor	montod hit ro	ad as '0'	
			DIL	-	U = Unimplemented bit, re-		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 31-24	DTERRCNT	[7:0] : Data Bit R	ate Transmit	Error Counter b	its		
bit 23-16		• • • [[7:0] : Data Bit R					
bit 15-8		[7:0]: Nominal B					
			it i tato i fullo				

bit 7-0 **NRERRCNT[7:0]**: Nominal Bit Rate Receive Error Counter bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
DLCMM	ESI	DCRCERR	DSTUFERR	DFORMERR	_	DBIT1ERR	DBIT0ERR
bit 31							bit 24
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TXBOERR	_	NCRCERR	NSTUFERR	NFORMERR	NACKERR	NBIT1ERR	NBIT0ERR
bit 23							bit 1
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EFMSGC	NT[15:8]			
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EFMSGC	NT[7:0]			
bit 7							bit
Lenondi							
Legend:	h it		h it		opted bit read		
R = Readable -n = Value at F		W = Writable '1' = Bit is set		U = Unimplem '0' = Bit is clea		u as ∪ x = Bit is unkr	
		1 - Dit 13 301			licu		IOWIT
hit 31		C Mismatch bit					
bit 31	During a tran		-	cified DLC is la	rger than the F	PLSIZE of the F	IFO elemen
bit 30	During a tran ESI : ESI flag	smission or rec of a received C	AN FD messa	ge was set.	rger than the F	PLSIZE of the F	FIFO elemen
bit 30 bit 29	During a tran ESI : ESI flag DCRCERR : \$	smission or rec of a received C Same as for nor	AN FD messag	ge was set. see below).	rger than the F	PLSIZE of the F	FIFO elemen
bit 30 bit 29 bit 28	During a tran ESI: ESI flag DCRCERR: S DSTUFERR:	smission or rec of a received C Same as for nor Same as for no	AN FD messag minal bit rate (s ominal bit rate (ge was set. ee below). see below).	rger than the F	PLSIZE of the F	FIFO elemen
bit 30 bit 29 bit 28 bit 27	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR	smission or rec of a received C Same as for nor Same as for no : Same as for n	CAN FD messages minal bit rate (s pminal bit rate (ominal bit rate	ge was set. ee below). see below).	rger than the F	PLSIZE of the F	FIFO elemen
bit 30 bit 29 bit 28 bit 27 bit 26	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen	smission or rec of a received C Same as for nor Same as for no : Same as for n ted: Read as '(CAN FD messag minal bit rate (s ominal bit rate (ominal bit rate	ge was set. ee below). see below). (see below).	rger than the F	PLSIZE of the F	FIFO elemen
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S	smission or rec of a received C Same as for nor Same as for no : Same as for n nted: Read as 'o Same as for nor	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate o' minal bit rate (sominal bit rate	ge was set. see below). see below). (see below). see below).	rger than the F	PLSIZE of the F	FIFO elemen
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 24	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S	smission or rec of a received C Same as for nor Same as for no : Same as for n nted: Read as '0 Same as for nor Same as for nor	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate	ge was set. see below). (see below). (see below). see below).	rger than the F	PLSIZE of the F	FIFO elemen
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 24 bit 23	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXBOERR: D	smission or rec of a received C Same as for nor Same as for no : Same as for n nted: Read as '(Same as for nor Same as for nor Same as for nor Device went to b	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate (some some some some some some some some	ge was set. see below). (see below). (see below). see below).	rger than the F	PLSIZE of the F	IFO elemen
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXBOERR: D	smission or rec of a received C Same as for nor Same as for no : Same as for no ted: Read as '(Same as for nor Same as for nor Device went to b ted: Read as '(CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate	ge was set. see below). (see below). (see below). see below). to-recovered).			
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 24 bit 23	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemer DBIT1ERR: S DBIT0ERR: S TXBOERR: D Unimplemer NCRCERR: S	smission or rec of a received C Same as for nor Same as for no : Same as for no ted: Read as '(Same as for nor Same as for nor Device went to b nted: Read as '(The CRC check	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate	ge was set. see below). (see below). (see below). see below).	e was incorrec	ot. The CRC of	
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXB0ERR: D Unimplemen NCRCERR: T message doe	smission or rec of a received C Same as for nor Same as for no : Same as for no ted: Read as '(Same as for nor Same as for nor Device went to b ted: Read as '(The CRC check as not match with More than 5 e	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate (sominal bit rate (sominal bit rate (somosf)) bus-off (and autor) k sum of a record th the CRC calc	ge was set. see below). (see below). (see below). see below). to-recovered).	e was incorrecter received data	ct. The CRC of a.	f an incomin
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22 bit 21 bit 20	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXBOERR: D Unimplemen NCRCERR: message doe NSTUFERR: where this is	smission or rec of a received C Same as for nor Same as for no : Same as for no ted: Read as '(Same as for nor Same as for nor Device went to b ted: Read as '(The CRC check es not match with More than 5 en not allowed.	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate	ge was set. see below). (see below). (see below). see below). to-recovered). to-recovered). evelved message culated from the sequence have	e was incorrec e received data occurred in a	ct. The CRC of a. part of a recei	f an incomin
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 24 bit 23 bit 22 bit 21 bit 20 bit 19	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXB0ERR: I Unimplemen NCRCERR: message doe NSTUFERR: where this is NFORMERR	smission or rec of a received C Same as for nor Same as for nor Device went to b Inted: Read as '() The CRC check es not match with More than 5 er not allowed. : A fixed format	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate (sominal bit rate (sominal bit rate (somos-off (and autor)) k sum of a receive th the CRC calc qual bits in a some some some some some some some some	ge was set. see below). (see below). (see below). see below). to-recovered). ceived message culated from the sequence have ved frame has th	e was incorrec received data occurred in a ne wrong form	ct. The CRC of a. part of a recei	f an incomin
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 24 bit 23 bit 22 bit 21	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXBOERR: I Unimplemen NCRCERR: message doe NSTUFERR: where this is NFORMERR NACKERR: T NBIT1ERR:	smission or rec of a received C Same as for nor Same as for nor Device went to b Inted: Read as '() The CRC check as not match with More than 5 er not allowed. : A fixed format Transmitted mes During the tran	CAN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate (minal bit rate (sominal bit rate (sous-off (and autor) k sum of a receive soush the CRC calc qual bits in a sominal bits in a sominal bits in a some part of a receive soush of a receive soush of a receive south the calc calc qual bits in a some source of a receive south the calc calc part of a receive source of a receive of a receive of a receive of a receive source of a receive	ge was set. see below). (see below). (see below). see below). to-recovered). ceived message culated from the sequence have ved frame has th	e was incorrec e received data occurred in a ne wrong form the exception	ot. The CRC of a. part of a recei at.	^f an incomin ved messag ion field), th
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22 bit 21 bit 20 bit 19 bit 18	During a tran ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXB0ERR: I Unimplemen NCRCERR: message doe NSTUFERR: where this is NFORMERR NACKERR: NBIT1ERR: device wanted dominant. NBIT0ERR: I flag), the devi	smission or recipion of a received C Same as for nor Same as for nor Device went to b Inted: Read as '() The CRC check as not match with More than 5 er not allowed. : A fixed format Transmitted mea During the transector of the transector During the transector of the transector of the transector During the transector of the tra	AN FD message minal bit rate (sominal bit rate (ominal bit rate (ominal bit rate (ominal bit rate (sominal bit rate (sominal bit rate (sominal bit rate (somo- off (and autor) k sum of a receive sous-off (and autor) k sum of a receive sous off a receive sage was not smission of a me send a domin	ge was set. see below). (see below). (see below). see below). to-recovered). to-recovered). culated from the sequence have ved frame has the acknowledged. message (with	e was incorrec received data occurred in a ne wrong form the exception lue '1'), but th owledge bit, ou	ct. The CRC of a. part of a recei at. of the arbitrat ne monitored b	f an incomin ved messag ion field), th us value wa g, or overloa

REGISTER 3-22: CiBDIAG1 – BUS DIAGNOSTICS REGISTER 1

 $\ensuremath{\textcircled{}^\circ}$ 2019-2020 Microchip Technology Inc.

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—			FSIZE[4:0] ⁽¹⁾				
bit 31							bit 2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0		
 bit 23	—	—	_	_	—		 bit 1		
JIL 23							DIL		
U-0	U-0	U-0	U-0	U-0	S/HC-1	U-0	S/HC-0		
_	—	—	_		FRESET ⁽²⁾	_	UINC		
bit 15							bit		
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	TEFTSEN ⁽¹⁾		TEFOVIE	TEFFIE	TEFHIE	TEFNEIE		
bit 7							bit		
Levende									
Legend:	- hit		L:1						
R = Readabl -n = Value at		W = Writable I '1' = Bit is set	DIL	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
n – value at	FUR	I – DILIS SEL							
oit 31-29	Unimplemen	ted: Read as '0)'						
bit 28-24		FIFO Size bits ⁽¹							
		0_0000 = FIFO is 1 Message deep							
	0 0001 = FIFO is 2 Messages deep								
		O is 2 Message							
	0_0010 = FIF 	=O is 3 Message	es deep						
bit 23-11	0_0010 = FIF 1_1111 = FIF	=O is 3 Message =O is 32 Messag	es deep ges deep						
	0_0010 = FIF 1_1111 = FIF Unimplemen	=O is 3 Message	es deep ges deep						
	0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF	FO is 3 Message FO is 32 Message I ted: Read as '0 FO Reset bit ⁽²⁾	es deep ges deep ,'	ared by hardwa	are when FIFO	was reset. Th	e user shou		
	0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for t	FO is 3 Message FO is 32 Message Ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b	es deep ges deep ,' bit is set, clea		are when FIFO	was reset. Th	e user shou		
bit 10	0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for t 0 = No effect	FO is 3 Message FO is 32 Message Ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b t	es deep ges deep ,' bit is set, clea efore taking a		are when FIFO	was reset. Th	e user shou		
bit 23-11 bit 10 bit 9	0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplemen	FO is 3 Message FO is 32 Message Ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b t Ited: Read as '0	es deep ges deep ,' bit is set, clea efore taking a		are when FIFO	was reset. Th	e user shou		
bit 10 bit 9	0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplemen UINC: Increm	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b t ited: Read as '0 hent Tail bit	es deep ges deep ,' bit is set, clea efore taking a ,'	ny action.		was reset. Th	e user shou		
bit 10 bit 9 bit 8	0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplemen UINC: Increm When this bit	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b t ited: Read as '0 hent Tail bit is set, the FIFO	es deep ges deep bit is set, clea efore taking a) tail will increr	ny action.		was reset. Th	e user shou		
bit 10 bit 9 bit 8 bit 7-6	0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplemen UINC: Increm When this bit	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b t ited: Read as '0 hent Tail bit is set, the FIFO ited: Read as '0	es deep ges deep bit is set, clea efore taking a ,) tail will increr	ny action. nent by a singl	e message.	was reset. Th	e user shou		
bit 10 bit 9 bit 8	0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: Truther the states of the states	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b t ited: Read as '0 rent Tail bit is set, the FIFO ited: Read as '0 ransmit Event Fl imp objects in T	es deep ges deep bit is set, clea efore taking a ,) tail will increr , IFO Time Star EF	ny action. nent by a singl	e message.	was reset. Th	e user shou		
bit 9 bit 9 bit 8 bit 7-6 bit 5	0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: The 1 = Time Stat 0 = Do not T	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b t ited: Read as '0 hent Tail bit is set, the FIFO is set, the FIFO ransmit Event Fi imp objects in T ime Stamp obje	es deep ges deep bit is set, clea efore taking a) tail will increr) IFO Time Star EF cts in TEF	ny action. nent by a singl	e message.	was reset. Th	e user shou		
bit 9 bit 9 bit 8 bit 7-6 bit 5	0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: The 1 = Time Stat 0 = Do not The Unimplement	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b thet Read as '0 nent Tail bit is set, the FIFO is set, the FIFO ransmit Event Fl imp objects in T ime Stamp obje ited: Read as '0	es deep ges deep bit is set, clea efore taking a , tail will increr tail will increr tail will increr tail will increr tail will increr ,	ny action. nent by a singl np Enable bit ^{(†}	e message. 1)	was reset. Th	e user shou		
bit 9 bit 9 bit 8 bit 7-6 bit 5 bit 4	0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: Tr 1 = Time Stat 0 = Do not T Unimplement TEFOVIE: Tra	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b to ted: Read as '0 ransmit Event FI ime Stamp objects in T ime Stamp objects ansmit Event FI	es deep ges deep bit is set, clea efore taking a , tail will increr tail will increr , IFO Time Star EF cts in TEF , FO Overflow I	ny action. nent by a singl np Enable bit ^{(†}	e message. 1)	was reset. Th	e user shou		
bit 9 bit 9 bit 8 bit 7-6 bit 5 bit 4	0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: Tr 1 = Time Stat 0 = Do not T Unimplement TEFOVIE: Tra 1 = Interrupt	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b thet Read as '0 nent Tail bit is set, the FIFO is set, the FIFO ransmit Event Fl imp objects in T ime Stamp obje ited: Read as '0	es deep ges deep bit is set, clea efore taking a ,) tail will increr , IFO Time Star EF cts in TEF , FO Overflow I erflow event	ny action. nent by a singl np Enable bit ^{(†}	e message. 1)	was reset. Th	e user shou		
bit 10 bit 9 bit 8 bit 7-6	0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: Tr 1 = Time Stat 0 = Do not T Unimplement TEFOVIE: Trat 1 = Interrupt 0 = Interrupt	FO is 3 Message FO is 32 Message ofted: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b to ted: Read as '0 nent Tail bit is set, the FIFO ofted: Read as '0 ransmit Event FI ime Stamp objects in T ime Stamp objects ofted: Read as '0 ansmit Event FII enabled for ove disabled for ove	es deep ges deep ,' bit is set, clea efore taking a ,' tail will increr ,' IFO Time Star EF cts in TEF ,' FO Overflow I erflow event erflow event	ny action. nent by a singl np Enable bit ^{(;} nterrupt Enable	e message. 1)	was reset. Th	e user shou		
bit 9 bit 9 bit 8 bit 7-6 bit 5 bit 5 bit 4 bit 3	0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for t 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: Tr 1 = Time Stat 0 = Do not T Unimplement TEFOVIE: Trat 1 = Interrupt 0 = Interrupt 1 = Interrupt	FO is 3 Message FO is 32 Message ited: Read as '0 FO Reset bit ⁽²⁾ I be reset when his bit to clear b to ted: Read as '0 ransmit Event FI ime Stamp objects in T ime Stamp objects in T	es deep ges deep ,' bit is set, clea efore taking a ,' tail will increr ,' FO Time Star EF cts in TEF ,' FO Overflow I erflow event erflow event D Full Interrup O full	ny action. nent by a singl np Enable bit ^{(;} nterrupt Enable	e message. 1)	was reset. Th	e user shou		

2: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 3-23: CITEFCON – TRANSMIT EVENT FIFO CONTROL REGISTER (CONTINUED)

bit 1	TEFHIE: Transmit Event FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full
	0 = Interrupt disabled for FIFO half full

- bit 0 **TEFNEIE**: Transmit Event FIFO Not Empty Interrupt Enable bit
 - 1 = Interrupt enabled for FIFO not empty
 - 0 = Interrupt disabled for FIFO not empty
- Note 1: These bits can only be modified in Configuration mode.
 - 2: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

^{© 2019-2020} Microchip Technology Inc.

REGISTER 3	-24. CILL					1		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
						—	—	
bit 31							bit 24	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
				—		—		
bit 23							bit 16	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	_		_	_	_	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	HS/C-0	R-0	R-0	R-0	
	—	—		TEFOVIF	TEFFIF ⁽¹⁾	TEFHIF ⁽¹⁾	TEFNEIF ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	hit	= Inimple	mented bit, rea	d as '∩'		
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unknown		
In value at 1		1 Dit lo oot				X Ditio unit		
bit 31-4	Unimplemen	ted: Read as ')'					
bit 3	TEFOVIF: Tra	ansmit Event Fl	FO Overflow Ir	nterrupt Flag b	it			
		event has occ						
1.11.0		ow event occu		- ,(1)				
bit 2	TEFFIF : Transmit Event FIFO Full Interrupt Flag bit ⁽¹⁾ 1 = FIFO is full							
	0 = FIFO is n							
bit 1	TEFHIF: Tran	smit Event FIF	O Half Full Inte	rrupt Flag bit ⁽	1)			
	1 = FIFO is ≥							
	0 = FIFO is <							
bit 0			FO Not Empty		bit ⁽¹⁾			
	1 = FIFO is n 0 = FIFO is e		ains at least on	e message				
		mpty						

REGISTER 3-24: CITEFSTA – TRANSMIT EVENT FIFO STATUS REGISTER

Note 1: This bit is read only and reflects the status of the FIFO.

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TEFUA	[31:24]				
bit 31							bit 24	
D <i>v</i>	D <i>v</i>	D <i>Y</i>	D		D <i>v</i>	D.v.	Dv	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TEFUA	[23:16]				
bit 23							bit 16	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TEFUA	A[15:8]				
bit 15							bit 8	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TEFU	A[7:0]				
bit 7							bit (
Legend:								
R = Readable I	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$					

REGISTER 3-25: CITEFUA – TRANSMIT EVENT FIFO USER ADDRESS REGISTER

bit 31-0 **TEFUA[31:0]:** Transmit Event FIFO User Address bits A read of this register will return the address where the next object is to be read (FIFO tail).

Note 1: This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

^{© 2019-2020} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PLSIZE[2:0] ⁽¹⁾			FSIZE[4:0] ⁽¹⁾			
bit 31							bit 24
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0		.T[1:0]	R/W-0	R/W-U	TXPRI[4:0]	R/W-0	R/ VV-U
 bit 23	IAA						bit 16
DIL 23							DILT
U-0	U-0	U-0	U-0	U-0	S/HC-1	R/W/HC-0	S/HC-0
_	—		_	_	FRESET ⁽³⁾	TXREQ ⁽²⁾	UINC
bit 15							bit a
R-1	U-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0
TXEN			TXATIE		TXQEIE		TXQNIE
bit 7			INVITE		Indele		bit (
Legend:							
R = Readab		W = Writable	bit	•	emented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unkr	iown
bit 28-24	0_0000 = FII 0_0001 = FII 0_0010 = FII	a bytes a bytes a bytes a bytes a bytes a bytes FIFO Size bits ⁽ FO is 1 Messag FO is 2 Messag FO is 3 Messag	ge deep ges deep ges deep				
hit 00	—	FO is 32 Mess					
bit 23 bit 22-21	TXAT[1:0] : R This feature i 00 = Disable 01 = Three re 10 = Unlimite	retransmissior etransmission a ed number of re	Attempts bits n CiCON.RTX/ n attempts	attempts			
bit 20-16	TXPRI[4:0] : I 00000 = Low	Message Trans vest Message F	smit Priority bits Priority	•			
	11111 = Higl	nest Message	Priority				
bit 1E 11							
bit 15-11	-	ted: Read as	ʻ0'	n modo			
Note 1: ⊤	Unimplement hese bits can onl his bit is updated	ited: Read as y be modified i	^o ' in Configuration		when the EIEO :	is resot	

REGISTER 3-26: CITXQCON – TRANSMIT QUEUE CONTROL REGISTER (CONTINUED)

bit 10	FRESET: FIFO Reset bit ⁽³⁾
	 1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action.
	0 = No effect
bit 9	 TXREQ: Message Send Request bit⁽²⁾ 1 = Requests sending a message; the bit will automatically clear when all the messages queued in the TXQ are successfully sent. 0 = Clearing the bit to '0' while set ('1') will request a message abort.
bit 8	UINC : Increment Head bit When this bit is set, the FIFO head will increment by a single message.
bit 7	TXEN : TX Enable 1 = Transmit Message Queue. This bit always reads as '1'.
bit 6-5	Unimplemented: Read as '0'
bit 4	TXATIE : Transmit Attempts Exhausted Interrupt Enable bit 1 = Enable interrupt 0 = Disable interrupt
bit 3	Unimplemented: Read as '0'
bit 2	TXQEIE : Transmit Queue Empty Interrupt Enable bit 1 = Interrupt enabled for TXQ empty 0 = Interrupt disabled for TXQ empty
bit 1	Unimplemented: Read as '0'
bit 0	TXQNIE : Transmit Queue Not Full Interrupt Enable bit 1 = Interrupt enabled for TXQ not full 0 = Interrupt disabled for TXQ not full
Note 1:	These bits can only be modified in Configuration mode.
0.	This bit is undeted when a measure completes (or charts) should be EIFO is react

- **2:** This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- **3:** FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 3-27: CITXQSTA – TRANSMIT QUEUE STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	_		—	—
bit 31				•		•	bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	_
bit 23							bit 16
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
	<u> </u>				TXQCI[4:0] ⁽¹⁾		
bit 15							bit 8
HS/C-0	HS/C-0	HS/C-0	HS/C-0	U-0	R-1	U-0	R-1
TXABT ⁽²⁾⁽³⁾	TXLARB (2)(3)	TXERR ⁽²⁾⁽³⁾	TXATIF	—	TXQEIF	—	TXQNIF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimple	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 3-13	-	ted: Read as '0					
bit 12-8		Transmit Queue register will reti			that the FIFO v	vill next attem	pt to transmit.
bit 7	1 = Message	sage Aborted Si was aborted completed suc					
bit 6	TXLARB : Me 1 = Message	ssage Lost Arbi lost arbitration	tration Status while being se	ent			
bit 5	 0 = Message did not loose arbitration while being sent TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 						
bit 4	TXATIF : Transmit Attempts Exhausted Interrupt Pending bit 1 = Interrupt pending 0 = Interrupt Not pending						
bit 3	Unimplemen	ted: Read as '0	,				
bit 2	1 = TXQ is e	nsmit Queue En mpty ot empty, at lea		-	ransmitted		
bit 1	Unimplemen	ted: Read as '0	,				
bit 0	TXQNIF : Tran 1 = TXQ is n 0 = TXQ is fu		t Full Interrupt	t Flag bit			
					TXQ. If the TXC		es deep
•		AQUI WIII TAKE O When TXREO is		-	g on the state o	i ule IAQ.	

- 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI.
- 3: This bit is updated when a message completes (or aborts) or when the TXQ is reset.

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TXQU	A[31:24]				
bit 31							bit 24	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TXQU.	A[23:16]				
bit 23							bit 16	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TXQL	IA[15:8]				
bit 15							bit 8	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			TXQI	JA[7:0]				
bit 7							bit (
Legend:								
R = Readable I	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				0' = Bit is cleared x = Bit is unknown				

REGISTER 3-28: CITXQUA – TRANSMIT QUEUE USER ADDRESS REGISTER

bit 31-0 **TXQUA[31:0]:** TXQ User Address bits A read of this register will return the address where the next message is to be written (TXQ head).

Note 1: This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

^{© 2019-2020} Microchip Technology Inc.

REGISTER	B-29: CiFIFC	CONm – FIF	O CONTRO	L REGISTER	t m, (m = 1 TC	0 31)	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PLSIZE[2:0] ⁽¹⁾				FSIZE[4:0] ⁽¹⁾		
bit 31							bit 24
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TXA	Г[1:0]			TXPRI[4:0]		
bit 23							bit 1
U-0	U-0	U-0	U-0	U-0	S/HC-1	R/W/HC-0	S/HC-0
		_			FRESET ⁽³⁾	TXREQ ⁽²⁾	UINC
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TXEN ⁽¹⁾	RTREN	RXTSEN ⁽¹⁾	TXATIE	RXOVIE	TFERFFIE	TFHRFHIE	TFNRFNIE
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplemented bit, rea			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	011 = 20 data 100 = 24 data 101 = 32 data 110 = 48 data	a bytes a bytes a bytes					
bit 28-24	111 = 64 data	i bytes IFO Size bits ⁽¹⁾)				
Dit 20-24	0_0000 = FIF 0_0001 = FIF 0_0010 = FIF 	O is 1 Message O is 2 Message O is 3 Message FO is 32 Messa	e deep es deep es deep				
bit 23	_	ted: Read as '0					
bit 22-21	TXAT[1:0]: Re This feature is 00 = Disable 01 = Three re 10 = Unlimited	etransmission A s enabled when retransmission a transmission att d number of retr d number of retr	ttempts bits CiCON.RTXA attempts tempts ransmission a	attempts			
bit 20-16	TXPRI[4:0]: N	/lessage Transn /est Message P	nit Priority bits	-			
	11111 = Hig h	lest Message Pi	riority				
2: Th	ese bits can only is bit is updated	when a messag	ge completes	(or aborts) or v			

REGISTER 3-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31)

REGISTER	R 3-29: CIFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED)
bit 15-11	Unimplemented: Read as '0'
bit 10	FRESET: FIFO Reset bit ⁽³⁾
	1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action.
	0 = No effect
bit 9	TXREQ: Message Send Request bit ⁽²⁾
	<u>TXEN = 1</u> (FIFO configured as a Transmit FIFO)
	1 = Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent.
	0 = Clearing the bit to '0' while set ('1') will request a message abort.
	<u>TXEN = 0</u> (FIFO configured as a Receive FIFO)
	This bit has no effect.
bit 8	UINC: Increment Head/Tail bit
	$\underline{TXEN} = 1$ (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message.
	<u>TXEN = 0</u> (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message.
bit 7	TXEN: TX/RX FIFO Selection bit ⁽¹⁾
	1 = Transmit FIFO 0 = Receive FIFO
bit 6	 RTREN: Auto RTR Enable bit 1 = When a remote transmit is received, TXREQ will be set. 0 = When a remote transmit is received, TXREQ will be unaffected.
bit 5	RXTSEN : Received Message Time Stamp Enable bit ⁽¹⁾ 1 = Capture time stamp in received message object in RAM.
	0 = Do not capture time stamp.
bit 4	 TXATIE: Transmit Attempts Exhausted Interrupt Enable bit 1 = Enable interrupt 0 = Disable interrupt
bit 3	RXOVIE: Overflow Interrupt Enable bit
	 1 = Interrupt enabled for overflow event 0 = Interrupt disabled for overflow event
bit 2	TFERFFIE : Transmit/Receive FIFO Empty/Full Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO)
	Transmit FIFO Empty Interrupt Enable
	1 = Interrupt enabled for FIFO empty
	0 = Interrupt disabled for FIFO empty
	<u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Full Interrupt Enable
	1 = Interrupt enabled for FIFO full
	0 = Interrupt disabled for FIFO full
Note 1:	These bits can only be modified in Configuration mode.

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- **3:** FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 3-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED)

bit 1	TFHRFHIE : Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Enable 1 = Interrupt enabled for FIFO half empty 0 = Interrupt disabled for FIFO half empty <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Half Full Interrupt Enable 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full
bit 0	TFNRFNIE : Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Enable 1 = Interrupt enabled for FIFO not full 0 = Interrupt disabled for FIFO not full <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Enable 1 = Interrupt enabled for FIFO not empty 0 = Interrupt disabled for FIFO not empty

- **Note 1:** These bits can only be modified in Configuration mode.
 - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
 - 3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	—		_	—	—			
pit 31							bit 2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		—							
oit 23							bit 1		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
_	_				FIFOCI[4:0] ⁽¹⁾				
pit 15							bit		
HS/C-0	HS/C-0	HS/C-0	HS/C-0	HS/C-0	R-0	R-0	R-0		
TXABT ⁽²⁾⁽³⁾	TXLARB (2)(3)	TXERR ⁽²⁾⁽³⁾	TXATIF	RXOVIF	TFERFFIF	TFHRFHIF	TFNRFNIF		
bit 7							bit		
a a a a a d									
₋egend: R = Readable	hit	W = Writable t	nit	II = I Inimple	mented hit rea	1 as '∩'			
n = Value at F		'1' = Bit is set	JIL	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
bit 31-13	•	ted: Read as '0							
	FIFOCI[4:0]:	FIFO Message	Index bits ⁽¹⁾						
	FIFOCI[4:0]: <u>TXEN = 1</u> (FI	FIFO Message FO is configured	Index bits ^(1) d as a Transm		that the FIFO u	ill pout ottomp	t to transmit		
	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this	FIFO Message FO is configured bit field will retu	Index bits ^(1) d as a Transm irn an index to	the message	that the FIFO w	<i>i</i> ll next attemp	t to transmit		
	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI	FIFO Message FO is configured bit field will retu FO is configured s bit field will re	Index bits ⁽¹⁾ d as a Transm irn an index to d as a Receiv	o the message e FIFO)					
bit 12-8	FIFOCI[4:0]: $\underline{TXEN = 1}$ (FI A read of this $\underline{TXEN = 0}$ (FI A read of this message	FIFO Message FO is configured bit field will retu FO is configured s bit field will re	Index bits ⁽¹⁾ d as a Transm Irn an index to d as a Receiv turn an index	o the message e FIFO)					
bit 12-8	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI A read of this message TXABT: Mess 1 = Message	FIFO Message FO is configured bit field will retu FO is configured s bit field will re	Index bits ⁽¹⁾ d as a Transm man index to d as a Receiv turn an index atus bit ⁽²⁾⁽³⁾	o the message e FIFO)					
bit 31-13 bit 12-8 bit 7 bit 6	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI A read of this message TXABT: Mess 1 = Message 0 = Message	FIFO Message FO is configured bit field will retu FO is configured s bit field will re sage Aborted St was aborted	Index bits ⁽¹⁾ d as a Transm im an index to d as a Receiv turn an index atus bit ⁽²⁾⁽³⁾ cessfully	o the message e FIFO) to the messa					
bit 12-8 bit 7	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI A read of this message TXABT : Mess 1 = Message TXLARB : Mess 1 = Message	FIFO Message FO is configured bit field will retu FO is configured s bit field will re sage Aborted St was aborted was aborted completed succ essage Lost Arbi e lost arbitration	Index bits ⁽¹⁾ d as a Transm irn an index to d as a Receiv turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being so	b the message e FIFO) to the messa bit ⁽²⁾⁽³⁾ ent					
bit 12-8 bit 7	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI A read of this message TXABT: Mess 1 = Message 0 = Message 1 = Message 0 = Message 0 = Message	FIFO Message FO is configured bit field will retu FO is configured s bit field will re sage Aborted St was aborted completed suc essage Lost Arbi lost arbitration e did not lose arbitration	Index bits ⁽¹⁾ d as a Transm irn an index to d as a Receiv turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being so pitration while	b the message e FIFO) to the messa bit ⁽²⁾⁽³⁾ ent being sent					
bit 12-8 bit 7 bit 6	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI A read of this message TXABT : Mess 1 = Message 0 = Message 0 = Message TXLARB : Met 1 = Message 0 = Message 1 = Message 1 = Message 1 = Message 1 = Message 1 = Message	FIFO Message FO is configured bit field will retu FO is configured s bit field will re sage Aborted St was aborted was aborted completed suc- essage Lost Arbi e lost arbitration e did not lose arb or Detected Durin ror occurred whi	Index bits ⁽¹⁾ d as a Transm m an index to d as a Receive turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being so bitration while ng Transmissi le the messag	b the message e FIFO) to the messa bit ⁽²⁾⁽³⁾ ent being sent on bit ⁽²⁾⁽³⁾ ge was being s	ge that the FIF ent				
bit 12-8 bit 7 bit 6	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI A read of this message TXABT: Mess 1 = Message 0 = Message 1 = Message 0 = Message TXLARB: Me 1 = Message 0 = Message TXERR: Error 1 = A bus error 0 = A bus error	FIFO Message FO is configured bit field will retu FO is configured s bit field will re sage Aborted St was aborted was aborted completed suc- essage Lost Arbi e lost arbitration e did not lose arb or Detected Durin	Index bits ⁽¹⁾ d as a Transm irn an index to d as a Receiv turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being si pitration while ng Transmissi le the message while the me	bit (2)(3) bit (2)(3) bit (2)(3) bit (2)(3) being sent on bit (2)(3) ge was being s ssage was bei	ge that the FIF ent ng sent				
bit 12-8 bit 7 bit 6 bit 5	FIFOCI[4:0]: TXEN = 1 (FI A read of this TXEN = 0 (FI A read of this message TXABT: Mess 1 = Message 0 = Message 0 = Message TXLARB: Met 1 = Message 0 = Message TXERR: Erro 1 = A bus erro 0 = A bus erro TXATIF: Trar TXEN = 1 (FI	FIFO Message FO is configured bit field will retu FO is configured s bit field will retu FO is configured s age Aborted St e was aborted completed successage Lost Arbit e lost arbitration e did not lose art for occurred whit for did not occur hsmit Attempts E FO is configured	Index bits ⁽¹⁾ d as a Transm im an index to d as a Receive turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being si bitration while ng Transmissi le the message while the me sixhausted Inte	b the message e FIFO) to the messa bit ⁽²⁾⁽³⁾ ent being sent on bit ⁽²⁾⁽³⁾ ge was being s ssage was bei errupt Pending	ge that the FIF ent ng sent				
bit 12-8 bit 7 bit 6 bit 5	FIFOCI[4:0]: $\underline{TXEN} = 1$ (FI A read of this $\underline{TXEN} = 0$ (FI A read of this message TXABT : Mess 1 = Message 0 = Message TXLARB : Met 1 = Message 0 = Message TXERR : Error 1 = A bus error 0 = A bus error TXATIF : Tran $\underline{TXEN} = 1$ (FI 1 = Interrupt	FIFO Message FO is configured bit field will retu FO is configured s bit field will retu FO is configured sage Aborted St e was aborted e completed successage Lost Arbit e lost arbitration e did not lose arb or Detected Durin ror occurred whi ror did not occur hsmit Attempts E FO is configured pending	Index bits ⁽¹⁾ d as a Transm im an index to d as a Receive turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being si bitration while ng Transmissi le the message while the me sixhausted Inte	b the message e FIFO) to the messa bit ⁽²⁾⁽³⁾ ent being sent on bit ⁽²⁾⁽³⁾ ge was being s ssage was bei errupt Pending	ge that the FIF ent ng sent				
bit 12-8 bit 7 bit 6 bit 5	FIFOCI[4:0]: $\underline{TXEN} = 1$ (FI A read of this $\underline{TXEN} = 0$ (FI A read of this message TXABT : Mess 1 = Message 0 = Message TXLARB : Met 1 = Message 0 = Message TXERR : Error 1 = A bus error 0 = A bus error TXATIF : Tran $\underline{TXEN} = 1$ (FI 1 = Interrupt 0 = Interrupt	FIFO Message FO is configured bit field will retu FO is configured s bit field will retu FO is configured s bit field will re easage Aborted St e was aborted e completed succe essage Lost Arbit e lost arbitration e did not lose arb or Detected Durin ror occurred whi ror did not occur hsmit Attempts E FO is configured pending not pending	Index bits ⁽¹⁾ d as a Transm im an index to d as a Receive turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being so bitration while ng Transmissi le the messag while the me schausted Inte d as a Transm	b the message e FIFO) a to the messa bit ⁽²⁾⁽³⁾ ent being sent on bit ⁽²⁾⁽³⁾ ge was being s ssage was bei errupt Pending hit FIFO)	ge that the FIF ent ng sent				
bit 12-8 bit 7 bit 6 bit 5	FIFOCI[4:0]: $\underline{TXEN} = 1$ (FI A read of this $\underline{TXEN} = 0$ (FI A read of this message TXABT : Mess 1 = Message 0 = Message TXLARB : Met 1 = Message 0 = Message TXERR : Error 1 = A bus error 0 = A bus error TXATIF : Tran $\underline{TXEN} = 1$ (FI 1 = Interrupt 0 = Interrupt	FIFO Message FO is configured bit field will retu FO is configured s bit field will retu FO is configured sage Aborted St e was aborted e completed successage Lost Arbit e lost arbitration e did not lose arb or Detected Durin ror occurred whi ror did not occur hsmit Attempts E FO is configured pending	Index bits ⁽¹⁾ d as a Transm im an index to d as a Receive turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being so bitration while ng Transmissi le the messag while the me schausted Inte d as a Transm	b the message e FIFO) a to the messa bit ⁽²⁾⁽³⁾ ent being sent on bit ⁽²⁾⁽³⁾ ge was being s ssage was bei errupt Pending hit FIFO)	ge that the FIF ent ng sent				
oit 12-8 oit 7 oit 6 oit 5 oit 4 Note 1: FIF	FIFOCI[4:0]: <u>TXEN = 1</u> (FI A read of this <u>TXEN = 0</u> (FI A read of this message TXABT : Mess 1 = Message 0 = Message TXLARB : Met 1 = Message 0 = Message TXERR : Error 1 = A bus error 0 = A bus error 1 = Interrupt 0 = Interrupt TXEN = 0 (FI Read as '0' OCI [4:0] gives	FIFO Message FO is configured bit field will returned FO is configured s bit field will returned sage Aborted State was aborted was aborted was aborted completed successage Lost Arbit e lost arbitration e did not lose arbitration or Detected During for occurred white ror occurred white ror did not occurned semit Attempts E FO is configured pending fO is configured a zero-indexed of	Index bits ⁽¹⁾ d as a Transm m an index to d as a Receiv- turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being s- bitration while ng Transmissi le the messag while the me exhausted Inte d as a Receiv- value to the m	b the message e FIFO) to the messa bit ⁽²⁾⁽³⁾ ent being sent on bit ⁽²⁾⁽³⁾ ge was being s ssage was bei errupt Pending hit FIFO) e FIFO)	ge that the FIF ent ng sent bit FIFO. If the FIF	O will use to	save the ne		
bit 12-8 bit 7 bit 6 bit 5 bit 4 Note 1: FIF (FS	FIFOCI[4:0]: $\frac{TXEN = 1}{TXEN = 0}$ (FI A read of this $\frac{TXEN = 0}{TXEN = 0}$ (FI A read of this message TXABT: Mess 1 = Message 0 = Message TXLARB: Met 1 = Message 0 = Message TXERR: Error 1 = A bus error 0 = A bus error 0 = A bus error 1 = A bus error 1 = A bus error 0 = A bus error 1 = A bus error 0 = A bus error 1 = Interrupt 0 = Interrupt 0 = Interrupt COCI[4:0] gives SIZE = 5'h03) F	FIFO Message FO is configured bit field will retu FO is configured s bit field will retu FO is configured sage Aborted St e was aborted e completed suc essage Lost Arbi e lost arbitration e did not lose arb ror Detected Durin ror occurred whi ror did not occur hsmit Attempts E FO is configured pending not pending FO is configured	Index bits ⁽¹⁾ d as a Transm im an index to d as a Receive turn an index atus bit ⁽²⁾⁽³⁾ cessfully tration Status while being signification while being signification tration while ing Transmissi le the message while the me exhausted Inte d as a Receive value to the mo on a value of (b the message e FIFO) to the messa bit ⁽²⁾⁽³⁾ ent being sent on bit ⁽²⁾⁽³⁾ ge was being s ssage was bei errupt Pending hit FIFO) e FIFO) hessage in the 0 to 3 dependir	ge that the FIF ent ng sent bit FIFO. If the FIF ng on the state o	O will use to	save the ne		

© 2019-2020 Microchip Technology Inc.

REGISTER 3-30: CIFIFOSTAM – FIFO STATUS REGISTER m, (m = 1 TO 31) (CONTINUED)

bit 3	RXOVIF: Receive FIFO Overflow Interrupt Flag bitTXEN = 1 (FIFO is configured as a Transmit FIFO)Unused, Read as '0'TXEN = 0 (FIFO is configured as a Receive FIFO)1 = Overflow event has occurred0 = No overflow event has occurred
bit 2	TFERFFIF: Transmit/Receive FIFO Empty/Full Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Empty Interrupt Flag 1 = FIFO is empty 0 = FIFO is not empty; at least one message queued to be transmitted <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Full Interrupt Flag 1 = FIFO is full 0 = FIFO is not full
bit 1	TFHRFHIF: Transmit/Receive FIFO Half Empty/Half Full Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Flag $1 = FIFO$ is \leq half full 0 = FIFO is $>$ half full <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Half Full Interrupt Flag $1 = FIFO$ is \geq half full $0 = FIFO$ is \leq half full $0 = FIFO$ is \leq half full
bit 0	TFNRFNIF: Transmit/Receive FIFO Not Full/Not Empty Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Flag 1 = FIFO is not full 0 = FIFO is full <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Flag 1 = FIFO is not empty, contains at least one message 0 = FIFO is empty
Note 1:	FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep

- (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO.
- 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI.
- 3: This bit is updated when a message completes (or aborts) or when the FIFO is reset.

					•		
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FIFOU	A[31:24]			
bit 31							bit 24
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FIFOU	A[23:16]			
bit 23							bit 16
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FIFOL	JA[15:8]			
bit 15							bit 8
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FIFO	UA[7:0]			
bit 7							bit (
Legend:							
-							
R = Readable bit		W = Writable bit		U = Unimpler			
-n = Value at PO	К	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-31: CiFIFOUAm – FIFO USER ADDRESS REGISTER m, (m = 1 TO 31)

bit 31-0 **FIFOUA[31:0]:** FIFO User Address bits <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) A read of this register will return the address where the next message is to be written (FIFO head). <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this register will return the address where the next message is to be read (FIFO tail).

Note 1: This bit is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN3	_	_			F3BP[4:0] ⁽¹⁾		
bit 31							bit 24
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	D/M/ 0
	0-0	0-0	R/W-0	R/W-U		R/W-U	R/W-0
FLTEN2 bit 23	—	—			F2BP[4:0] ⁽¹⁾		bit 1
DIL 23							
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN1	—	—			F1BP[4:0] ⁽¹⁾		
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN0				10/00-0	F0BP[4:0] ⁽¹⁾	10,00-0	10,00-0
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	e bit	U = Unimple	emented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is unk	nown
bit 28-24	F3BP[4:0]: F 1_1111 = Ma 1_1110 = Ma 0_0010 = Ma 0_0001 = Ma	essage matchi essage matchi essage matchi essage matchi	when Filter 3 ng filter is store ng filter is store ng filter is store ng filter is store	ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1			
bit 23	_		o Accept Mess		t receive messag	jes	
Dit 23	1 = Filter is e	enabled	o Accept mess	ages bit			
bit 22-21	Unimplemer	nted: Read as	'0'				
bit 20-16	F2BP[4:0]: F	Pointer to FIFO	when Filter 2	hits bits ^(1)			
	1_1110 = M e	•	ng filter is store ng filter is store				
	0_0010 = Message matching filter is stored in FIFO 2 0_0001 = Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages						
bit 15	FLTEN1: Ena	able Filter 1 to	Accept Messa	ges bit			
	1 = Filter is e 0 = Filter is e						
bit 14-13	Unimplemer	nted: Read as	' 0 '				
Note 1: Thi	s bit can only b	e modified if th	ne correspondi	ng filter is disa	bled (FLTEN = 0)).	

REGISTER 3-32: CIFLTCONm – FILTER CONTROL REGISTER m, (m = 0 TO 7)

Note 1: This bit can only be modified if the corresponding filter is disabled (FLTEN = 0).

REGISTER 3-32: CIFLTCONM – FILTER CONTROL REGISTER m, (m = 0 TO 7) (CONTINUED)

bit 12-8	F1BP[4:0]: Pointer to FIFO when Filter 1 hits bits ⁽¹⁾ 1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30
	0_0010 = Message matching filter is stored in FIFO 2 0_0001= Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages
bit 7	FLTEN[0]: Enable Filter 0 to Accept Messages bit
	1 = Filter is enabled0 = Filter is disabled
bit 6-5	Unimplemented: Read as '0'
bit 4-0	F0BP[4:0]: Pointer to FIFO when Filter 0 hits bits ⁽¹⁾
	1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30
	0_0010 = Message matching filter is stored in FIFO 2 0_0001 = Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages

Note 1: This bit can only be modified if the corresponding filter is disabled (FLTEN = 0).

 $[\]ensuremath{\textcircled{}^\circ}$ 2019-2020 Microchip Technology Inc.

					Λ	- /	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	EXIDE	SID11			EID[17:13]		
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EID[[12:5]			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		EID[4:0]				SID[10:8]	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SID	[7:0]			
bit 7							bit C
Legend:							
R = Readable	a hit	W = Writable bit	•	II = I Inimple	mented hit rea	ad as '∩'	
-n = Value at		'1' = Bit is set	bit U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown				
		1 Dit lo oot					
bit 31	Unimpleme	ented: Read as '0'					
bit 30	EXIDE: Exte	ended Identifier En	able bit				
	If MIDE = 1:						
		only messages with					
		only messages with		dentifier			
bit 29		dard Identifier filter					
bit 28-11		Extended Identifier					
		et mode, these are		s for the first 18	data bits		
bit 10-0	SID[10:0]: 8	Standard Identifier f	filter bits				
Note 1: Th	nis register can	only be modified w	hen the filte	er is disabled(C	FLTCON.FLT	ENm = 0).	
	-	-				-	

REGISTER 3-33: CIFLTOBJM – FILTER OBJECT REGISTER m,(m = 0 TO 31)

					•		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	MIDE	MSID11			MEID[17:13]		
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MEID)[12:5]			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		MEID[4:0]				MSID[10:8]	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MSI	D[7:0]			
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 31	Unimpleme	nted: Read as '()'				
bit 30	•	fier Receive mo					
		nly message typ oth standard and					t in filter
bit 29		ndard Identifier		essaye names			
bit 28-11		Extended Identi					
		mode, these ar			8 data bits		
bit 10-0		Standard Identi					

REGISTER 3-34: CIMASKm – MASK REGISTER m, (m = 0 TO 31)

NOTES:

3.3 Message Memory

The MCP2518FD device contains a 2 KB RAM that is used to store message objects. There are three different kinds of message objects:

- Table 3-5: Transmit Message Objects used by the TXQ and by TX FIFOs.
- Table 3-6: Receive Message Objects used by RX FIFOs.
- Table 3-7: TEF objects.

Figure 3-2 illustrates how message objects are mapped into RAM. The number of message objects for the TEF, the TXQ, and for each FIFO is configurable. Only the message objects for FIFO2 are shown in detail. The number of data bytes per message object (payload) is individually configurable for the TXQ and each FIFO.

FIFOs and message objects can only be configured in Configuration mode.

The TEF objects are allocated first. Space in RAM will only be reserved if CiCON.STEF = 1.

Next the TXQ objects are allocated. Space in RAM will only be reserved if CiCON.TXQEN = 1.

Next the message objects for FIFO1 through FIFO31 are allocated.

This highly flexible configuration results in an efficient usage of the RAM.

The addresses of the message objects depend on the selected configuration. The application does not have to calculate the addresses. The User Address field provides the address of the next message object to read from or write to.

3.3.1 RAM ECC

The RAM is protected with an Error Correction Code (ECC). The ECC logic supports Single Error Detection (SEC) and Double Error Detection (DED).

SEC/DED requires seven parity bits in addition to the 32 data bits.

Figure 3-3 shows the block diagram of the ECC logic.

3.3.1.1 ECC Enable and Disable

The ECC logic can be enabled by setting ECCCON.ECCEN. When ECC is enabled, the data written to the RAM is encoded, and the data read from RAM is decoded.


When the ECC logic is disabled, the data is written to RAM, the parity bits are taken from ECCCON.PARITY. This enables the testing of the ECC logic by the user. During a read the parity bits are stripped out and the data is read back unchanged.

3.3.1.2 RAM Write

During a RAM write, the Encoder calculates the parity bits and adds the parity bits to the input data.

3.3.1.3 RAM READ

During a RAM read, the Decoder checks the output data from RAM for consistency and removes the parity bits. It corrects single bit errors and detects double bit errors.



MESSAGE MEMORY ORGANIZATION





FIGURE 3-3: ECC LOGIC



^{© 2019-2020} Microchip Technology Inc.

Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Т0	31:24			SID11			EID[17:13]		
	23:16				EID[12:5]			
	15:8			EID[4:0]				SID[10:8]	
	7:0				SID	[7:0]			
T1	31:24				SEQ[2	22:15]			
	23:16				SEQ	[14:7]			
	15:8				SEQ[6:0]				ESI
	7:0	FDF	BRS	RTR	IDE		DLC	[3:0]	
T2 ⁽¹⁾	31:24				Transmit D	ata Byte 3			
	23:16				Transmit D)ata Byte 2			
	15:8				Transmit D)ata Byte 1			
	7:0				Transmit D	oata Byte 0			
T3	31:24				Transmit D	ata Byte 7			
	23:16				Transmit D	0ata Byte 6			
	15:8				Transmit D	0ata Byte 5			
	7:0				Transmit D)ata Byte 4			
Ti	31:24				Transmit D)ata Byte n			
	23:16				Transmit Da	ata Byte n-1			
	15:8				Transmit Da	ata Byte n-2			
	7:0				Transmit Da	ata Byte n-3			

TABLE 3-5: TRANSMIT MESSAGE OBJECT (TXQ AND TX FIFO)

bit T0.31-30 Unimplemented: Read as 'x'

- bit T0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit T0.28-11 EID[17:0]: Extended Identifier
- bit T0.10-0 SID[10:0]: Standard Identifier
- bit T1.31-9 SEQ[22:0]: Sequence to keep track of transmitted messages in Transmit Event FIFO
- bit T1.8 **ESI:** Error Status Indicator

In CAN to CAN gateway mode (CiCON.ESIGM=1), the transmitted ESI flag is a "logical OR" of T1.ESI and error passive state of the CAN controller;

In normal mode ESI indicates the error status

- 1 = Transmitting node is error passive
- 0 = Transmitting node is error active
- bit T1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit T1.6 **BRS:** Bit Rate Switch; selects if data bit rate is switched
- bit T1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit T1.4 **IDE:** Identifier Extension Flag; distinguishes between base and extended format
- bit T1.3-0 DLC[3:0]: Data Length Code

Note 1: Data Bytes 0-n: payload size is configured individually in control register (CiFIFOCONm.PLSIZE[2:0]).

Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
R0	31:24	_	_	SID11			EID[17:13]		
	23:16				EID[12:5]			
	15:8			EID[4:0]				SID[10:8]	
	7:0				SID	[7:0]			
R1	31:24	_	_	_	_	_	—	_	_
	23:16	_	_	_	_	_	_	_	_
	15:8			FILHIT[4:0]			_	_	ESI
	7:0	FDF	BRS	RTR	IDE		DLC	[3:0]	
R2 ⁽²⁾	31:24				RXMSG	[31:24]			
	23:16				RXMSG	[S[23:16]			
	15:8				RXMSG	TS[15:8]			
	7:0				RXMSC	STS[7:0]			
R3 ⁽¹⁾	31:24				Receive D	ata Byte 3			
	23:16				Receive D	ata Byte 2			
	15:8				Receive D	ata Byte 1			
	7:0				Receive D	ata Byte 0			
R4	31:24				Receive D	ata Byte 7			
	23:16				Receive D	ata Byte 6			
	15:8				Receive D	ata Byte 5			
	7:0				Receive D				
Ri	31:24				Receive D	ata Byte n			
	23:16				Receive Da	ita Byte n-1			
	15:8				Receive Da	ita Byte n-2			
	7:0				Receive Da	ita Byte n-3			

TABLE 3-6: RECEIVE MESSAGE OBJECT

bit R0.31-30 Unimplemented: Read as 'x'

- bit R0.29 SID[11]: In FD mode the standard ID can be extended to 12 bit using r1
- bit R0.28-11 EID[17:0]: Extended Identifier
- bit R0.10-0 SID[10:0]: Standard Identifier
- bit R1.31-16 Unimplemented: Read as 'x'
- bit R1.15-11 **FILTHIT[4:0]:** Filter Hit, number of filter that matched
- bit R1.10-9 Unimplemented: Read as 'x'
- bit R1.8 ESI: Error Status Indicator
 - 1 = Transmitting node is error passive
 - 0 = Transmitting node is error active
- bit R1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit R1.6 BRS: Bit Rate Switch; indicates if data bit rate was switched
- bit R1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit R1.4 **IDE:** Identifier Extension Flag; distinguishes between base and extended format
- bit R1.3-0 DLC[3:0]: Data Length Code
- bit R2.31-0 RXMSGTS[31:0]: Receive Message Time Stamp
- Note 1: RXMOBJ: Data Bytes 0-n: payload size is configured individually in the FIFO control register (CiFIFOCONm.PLSIZE[2:0]).
 2: R2 (RXMSGTS) only exits in objects where CiFIFOCONm.RXTSEN is set.

Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
TE0	31:24	_		SID11			EID[17:13]		
	23:16				EID[12:5]			
	15:8			EID[4:0]				SID[10:8]	
	7:0				SID	7:0]			
TE1	31:24				SEQ[2	22:15]			
	23:16				SEQ[14:7]			
	15:8				SEQ[6:0]				ESI
	7:0	FDF	BRS	RTR	IDE		DLC	[3:0]	
TE2 ⁽¹⁾	31:24				TXMSGT	S[31:24]			
	23:16				TXMSGT	S[23:16]			
	15:8				TXMSG	TS[15:8]			
	7:0				TXMSG	TS[7:0]			

TABLE 3-7: TRANSMIT EVENT FIFO OBJECT

bit TE0.31-30 Unimplemented: Read as 'x'

- bit TE0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit TE0.28-11 **EID[17:0]:** Extended Identifier
- bit TE0.10-0 SID[10:0]: Standard Identifier
- bit TE1.31-9 SEQ[22:0]: Sequence to keep track of transmitted messages
- bit TE1.8 ESI: Error Status Indicator
 - 1 = Transmitting node is error passive
 - 0 = Transmitting node is error active
- bit TE1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit TE1.6 **BRS:** Bit Rate Switch; selects if data bit rate is switched
- bit TE1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit TE1.4 IDE: Identifier Extension Flag; distinguishes between base and extended format
- bit TE1.3-0 DLC[3:0]: Data Length Code
- bit TE2.31-0 TXMSGTS[31:0]: Transmit Message Time Stamp⁽¹⁾
- Note 1: TE2 (TXMSGTS) only exits in objects where CiTEFCON.TEFTSEN is set.

4.0 SPI INTERFACE

The MCP2518FD device is designed to interface directly with a Serial Peripheral Interface port available on most microcontrollers. The SPI in the microcontroller must be configured in mode 0, 0 or 1, 1 in 8-bit operating mode.

SFR and Message Memory (RAM) are accessed using SPI instructions. Figure 4-1 illustrates the generic format of the SPI instructions (SPI mode 0, 0). Each instruction starts with driving nCS low (falling edge on nCS). The 4-bit command and the 12-bit address are shifted into SDI on the rising edge of SCK. During a write instruction, data bits are shifted into SDI on the rising edge of SCK. During a read instruction, data bits are shifted out of SDO on the falling edge of SCK. One or more data bytes are transfered with one instruction. Data bits are updated on the falling edge of SCK and must be valid on the rising edge of SCK. Each instruction ends with driving nCS high (rising


FIGURE 4-1: SPI INSTRUCTION FORMAT

edge on nCS).

Refer to Figure 7-1 for detailed input and output timing for both mode 0, 0 and mode 1, 1.

Table 4-1 lists the SPI instructions and their format.

- Note 1: The frequency of SCK has to be less than or equal to 0.85 * half the frequency of SYSCLK. This ensures that the synchronization between SCK and SYSCLK works correctly.
 - 2: In order to minimize the Sleep current, the SDO pin of the MCP2518FD device must not be left floating while the device is in Sleep mode. This can be achieved by enabling a pull-up or pull-down resistor inside the MCU on the pin that is connected to the SDO pin, while the MCP2518FD device is in Sleep mode.



Name	Format	Description
RESET	C = 0b0000; A = 0x000	Resets internal registers to default state; selects Configuration mode.
READ	C = 0b0011; A; D = SDO	Read SFR/RAM from address A.
WRITE	C = 0b0010; A; D = SDI	Write SFR/RAM to address A.
READ_CRC	C = 0b1011; A; N; D = SDO; CRC = SDO	Read SFR/RAM from address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D.
WRITE_CRC	C = 0b1010; A; N; D = SDI; CRC = SDI	Write SFR/RAM to address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D.
WRITE_SAFE	C = 0b1100; A; D = SDI; CRC = SDI	Write SFR/RAM to address A. Check CRC before write. CRC is calculated on C, A and D.

Legend: C = Command (4 bit), A = Address (12 bit), D = Data (1 to n bytes), N = Number of Bytes (1 byte), CRC (2 bytes)

4.1 SFR Access

The SFR access is byte-oriented. Any number of data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from 0_{xFFF} to 0_{x000} .

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 4-1.

4.1.1 RESET

Figure 4-2 illustrates the RESET instruction. The instruction starts with nCS going low. The Command (C[3:0] = 0b0000) is followed by the Address (A[11:0] = 0x000). The instruction ends when nCS goes high.

The RESET instruction should only be issued after the device enters Configuration mode. All SFR and State Machines are reset just like during a Power-on Reset (POR), and the device transitions immediately to Configuration mode.

The Message Memory is not changed.

The actual reset happens at the end of the instruction when nCS goes high.

4.1.2 SFR READ – READ

Figure 4-3 illustrates the READ instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b0011), is followed by the Address (A[11:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. The instruction ends when nCS goes high.

4.1.3 SFR WRITE – WRITE

Figure 4-4 illustrates the WRITE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b0010), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. The instruction ends when nCS goes high.

Note:	The bit fields in the IOCON register must
	be written using the single data byte SFR
	WRITE instructions.

Data bytes are written to the register with the falling edge on SCK following the 8th data bit.

FIGURE 4-2: RESET INSTRUCTION

nCS Low 0b0000 0x000 nCS High

FIGURE 4-3: SFR READ INSTRUCTION

nCS Low 0b0011 A<11:0> DB[A] DB[A+1] DB[A+n-1] nCS High								
	nC	S Low	0b0011	A<11:0>	DB[A]	DB[A+1]	 DBIA+n-11	nCS High

FIGURE 4-4: SFR WRITE INSTRUCTION

					1	[
nCS Low	0b0010	A<11:0>	DB[A]	DB[A+1]		DB[A+n-1]	nCS High

4.2 Message Memory Access

The Message Memory (RAM) access is word-oriented (4 bytes at a time). Any multiple of 4 data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from $0 \times BFF$ to 0×400 .

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 4-1.

4.2.1 MESSAGE MEMORY READ – READ

Figure 4-5 illustrates the READ instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b0011), is followed by the Address (A[11:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Read commands from RAM must always read a multiple of 4 data bytes. A word is internally read from RAM after the address field, and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes is read on SDO, the incomplete read should be discarded by the microcontroller.

4.2.2 MESSAGE MEMORY WRITE – WRITE

Figure 4-6 illustrates the WRITE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b0010), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM Word gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

FIGURE 4-5: MESSAGE MEMORY READ INSTRUCTION

nCS Low	0b0011	A<11:0>		DW	/[A]		nCS High
HCS LOW	000011	A\$11.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	1100 Tilgit

FIGURE 4-6: MESSAGE MEMORY WRITE INSTRUCTION

nCS Low 0b0010	A<11:0>		DW	/[A]		nCS High
IICS LOW 000010	A<11:0>	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	IICS High

4.3 SPI Commands with CRC

In order to detect or avoid bit errors during SPI communication, SPI commands with CRC are available.

4.3.1 CRC CALCULATION

The CRC is calculated in parallel with the SPI shift register (see Figure 4-7).


When nCS is asserted, the CRC calculator is reset to ${\tt 0xFFFF}.$

The result of the CRC calculation is available after the Data section of a CRC command. The result of the CRC calculation is written to the CRC register in case a CRC mismatch is detected. In case of a CRC mismatch, CRC.CRCERRIF is set.

The MCP2518FD device uses the following generator polynomial: CRC-16/USB (0x8005). CRC-16 detects all single and double-bit errors, all errors with an odd number of bits, all burst errors of length 16 or less, and most errors for longer bursts. This allows an excellent detection of SPI communication errors that can happen in the system, and heavily reduces the risk of miscommunication, even under noisy environments.

The maximum number of data bits is used while reading and writing TX or RX Message Objects. A RX Message Object with 64 Bytes of data + 12 Bytes ID and Time Stamp contains 76 Bytes or 608 bits. In comparison, USB data packets contain up to 1024 bits. CRC-16 has a Hamming Distance of 4 up to 1024 bits.

FIGURE 4-7: CRC CALCULATION



4.3.2 SFR READ WITH CRC – READ_CRC

Figure 4-8 illustrates the READ_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1011), is followed by the Address (A[11:0]), and the number of data bytes (N[7:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by the data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. Next the CRC is shifted out (CRC[15:0]). The instruction ends when nCS goes high.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ_CRC command inside the MCP2518FD device.

If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

4.3.3 SFR WRITE WITH CRC – WRITE_CRC

Figure 4-9 illustrates the WRITE_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1010), is followed by the Address (A[11:0]), and the number of data bytes (N[7:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. Next the CRC is shifted in (CRC[15:0]). The instruction ends when nCS goes high.

The SFR is written to the register after the data byte was shifted in on SDI, with the falling edge on SCK. Data bytes are written to the register before the CRC is checked.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

FIGURE 4-8: SFR READ WITH CRC INSTRUCTION

nCS Low	0b1011	A<11:0>	N<7:0>	DB[A]	DB[A+1]	 DB[A+n-1]	CRC<15:8>	CRC<7:0>	nCS High

FIGURE 4-9: SFR WRITE WITH CRC INSTRUCTION

nCS Low	0b1010	A<11:0>	N<7:0>	DB[A]	DB[A+1]][DB[A+n-1]	CRC<15:8>	CRC<7:0>	nCS High

4.3.4 SFR WRITE SAFE WITH CRC – WRITE_SAFE

This instruction ensures that only correct data is written to the SFR.

Figure 4-10 illustrates the WRITE_SAFE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1100), is followed by the Address (A[11:0]). Afterwards, one data byte is shifted into address A (DB[A]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

The data byte is only written to the SFR after the CRC is checked and if it matches.

If the CRC mismatches, the data byte is not written to the SFR and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

FIGURE 4-10: SFR WRITE SAFE WITH CRC INSTRUCTION

nCS Low	0b1100	A<11:0>	DB[A]	CRC<15:8>	CRC<7:0>	nCS High
---------	--------	---------	-------	-----------	----------	----------

^{© 2019-2020} Microchip Technology Inc.

4.3.5 MESSAGE MEMORY READ WITH CRC – READ_CRC

Figure 4-11 illustrates the READ_CRC instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1011), is followed by the Address (A[11:0]), and the number of data Words (N[7:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). Next the CRC (CRC[15:0]) is shifted out. The instruction ends when nCS goes high.

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

Read commands should always read a multiple of 4 data bytes. A word is internally read from RAM after the "N" field, and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes are read on SDO, the incomplete read should be discarded by the microcontroller.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ_CRC command inside the MCP2518FD device. If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

4.3.6 MESSAGE MEMORY WRITE WITH CRC – WRITE_CRC

Figure 4-12 illustrates the WRITE instruction accessing the RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1010), is followed by the Address (A[11:0]), and the number of data Words (N[7:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

FIGURE 4-11: MESSAGE MEMORY READ WITH CRC INSTRUCTION

200 L avr	0b1011	A<11:0>	N<7:0>		DW	CRC<15:8>	CRC<7:0>	nCS High		
NCS LOW	001011	A<11.02	N<7.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	CKC<15.62	CRC<7.02	IIC3 High

FIGURE 4-12: MESSAGE MEMORY WRITE WITH CRC INSTRUCTION

nCS Lo	v 0b1010	A<11:0>	N-7:05		DW	CRC<15:8>	CRC<7:0>	nCS High		
nCS Lo		A<11.02	N<7:0>	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	CRC<15.62	CRC<7.02	nos nign

4.3.7 MESSAGE MEMORY WRITE SAFE WITH CRC – WRITE SAFE

This instruction ensures that only correct data is written to RAM.

Figure 4-10 illustrates the WRITE_SAFE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1100), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into

address A+1 (DB[A+1]), A+2 (DB[A+2]), and A+3 (DB[A+3]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

The data word is only written to RAM after the CRC is checked and if it matches.

If the CRC mismatches, the data word is not written to RAM and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

FIGURE 4-13: MESSAGE MEMORY WRITE SAFE WITH CRC INSTRUCTION

nCS Low 0b1100	A<11:0>		DV	/[A]		CRC<15:8>	CRC<7:0>	nCS High
		DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	010 13.02	01001.02	1100 High


5.0 OSCILLATOR


Figure 5-1 shows the block diagram of the oscillator in the MCP2518FD device. The oscillator system generates the SYSCLK, which is used in the CAN FD Controller module and for RAM accesses. It is recommended by the CAN FD community to use either a 40 or 20 MHz SYSCLK. The time reference for clock generation can be an external 40, 20 or 4 MHz crystal, ceramic resonator or external clock.

The OSC register controls the oscillator. The PLL can be enabled to multiply the 4 MHz clock by 10.

The internal 40/20 MHz can be divided by two.

The internally generated clock can be divided and provided on the CLKO pin.





6.0 I/O CONFIGURATION

The IOCON register is used to configure the I/O pins:

- CLKO/SOF: select Clock Output or Start of Frame.
- TXCANOD: TXCAN can be configured as Push-Pull or as Open Drain output. Open Drain outputs allows the user to connect multiple controllers together to build a CAN network without using a transceiver.
- INTO and INT1 can be configured as GPIO with similar registers as in the PIC microcontrollers or as Transmit and Receive interrupts.
- INT0/GPIO0/XSTBY can also be used to automatically control the standby pin of the transceiver.

FIGURE 6-1: INTERRUPT PINS


• INTOD: The interrupt pins can be configured as open-drain or push/pull outputs.

6.0.1 INTERRUPT PINS

The MCP2518FD device contains three different interrupt pins, see Figure 6-1:

- INT is asserted on any interrupt in the CiINT register (xIF & xIE), including the RX and TX interrupts.
- INT1/GPIO1 can be configured as GPIO or RX interrupt pin (CIINT.RXIF & RXIE).
- INT0/GPIO0 can be configured as GPIO or TX interrupt pin (CiINT.TXIF & TXIE).

All interrupt pins are active low.



7.0 ELECTRICAL SPECIFICATIONS

7.1 Absolute Maximum Ratings†

VDD	0.3V to 6.0V
DC Voltage at all I/O w.r.t GND	0.3V to VDD + 0.3V
Virtual Junction Temperature, TvJ (IEC60747-1)	40°C to +165°C
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on all pins (IEC 801; Human Body Model)	±4 kV
ESD protection on all pins (IEC 801; Machine Model)	<u>±</u> 400V
ESD protection on all pins (IEC 801; Charge Device Model)	±750V

† NOTICE: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC Specifi	cations		• •		+125°C;	High (Н): Тамв = -40°С to +150°С
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
VDD Pin						
Vdd	Voltage Range	2.7	_	5.5	V	RAM data retention guaranteed
VPORH	Power-on Reset Voltage	—		2.65	V	Highest voltage on VDD before device releases POR
VPORL	Power-on Reset Voltage	2.2	—	—	V	Lowest voltage on VDD before device asserts POR
SVDD	VDD Rise Rate to ensure POR	0.05	—	—	V/ms	Note 1
IDD	Supply Current	—	15	20	mA	40 MHz SYSCLK, 20 MHz SPI activity
Idds	Sleep Current	—	15	60	μA	Clock is stopped TAMB ≤ +85°C (Note 1)
		—	—	600	—	Clock is stopped TAMB ≤ +150°C
IDDLPM	LPM Current	—	4	10	μA	Digital logic powered down
Digital Inp	out Pins					
Vih	High-Level Input Voltage	0.7 Vdd		VDD + 0.3	V	
VIL	Low-Level Input Voltage	-0.3	_	0.3 VDD	V	
VOSCPP	OSC1 detection Voltage	0.5	_	_	V	Minimum peak-to-peak voltage or OSC1 pin (Note 1)
I LI	Input Leakage Current					
	OSC1	-5		+5	μA	
	All other	-1		+1	μA	
Digital Ou	tput Pins					
Vон	High-Level Output Voltage	VDD - 0.7		_	V	Юн = -2 mA, VDD = 2.7V
Vol	Low-Level Output Voltage					
	TXCAN	—	_	0.6	V	IOL = 8 mA, VDD = 2.7V
	All other			0.6	V	IOL = 2 mA, VDD = 2.7V

TABLE 7-1: DC CHARACTERISTICS

Note 1: Characterized; not 100% tested.

TABLE 7-2: CLKOUT AND SOF AC CHARACTERISTICS

AC Specific	cations	Extended	Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +150°C /DD = 2.7V to 5.5V							
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments				
TCLKOH	CLKO Output High	8	—	_	ns	at 40 MHz (Note 1)				
TCLKOL	CLKO Output Low	8	—	_	ns	Note 1				
TCLKOR	CLKO Output Rise	—	—	5	ns	Note 1				
TCLKOF	CLKO Output Fall	—	—	5	ns	Note 1				
TSOFH	SOF Output High	—	31 Tosc	_	ns	Note 2				
TSOFPD	SOF Propagation Delay: RXCAN falling edge to SOF rising edge	_	1 Tosc		ns	Note 2				

Note 1: Characterized; not 100% tested.

2: Design guidance only.

TABLE 7-3:	CRYSTAL OSCILLATOR AC CHARACTERISTICS
	ONTOTAL COOLEAN ON AC ONALAO TENIO 1100

AC Specifica	ations	Electrical (Extended VDD = 2.7\	(Е): ТАМВ		+125°C;	High (H): Тамв = -40°С to +150°С;
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
FOSC1,CLKI	OSC1 Input Frequency	2	40	40	MHz	External digital clock
Fosc1,4M	OSC1 Input Frequency	4 - 0.5%	4	4 + 0.5%	MHz	4 MHz crystal/resonator (Note 1)
Fdrift	SYSCLK frequency drift	—		10	ppm	Additional frequency drift of SYSCLK due to internal PLL at 4 MHz (Note 1)
Fosc1,20M	OSC1 Input Frequency	20 - 0.5%	20	20 + 0.5%	MHz	20 MHz crystal/resonator (Note 1)
Fosc1,40M	OSC1 Input Frequency	40 - 0.5%	40	40 + 0.5%	MHz	40 MHz crystal/resonator (Note 1)
Tosc1	TOSC1=1/FOSC1,x	25		_	ns	
Tosc1H	OSC1 Input High	0.45 * Tosc	—	0.55 * TOSC	ns	Note 1
Tosc1L	OSC1 Input Low	0.45 * Tosc	—	0.55 * TOSC	ns	Note 1
TOSC1R	OSC1 Input Rise		_	20	ns	Note 2
TOSC1F	OSC1 Input Fall		_	20	ns	Note 2
DCosc1	Duty Cycle on OSC1	45	50	55	%	External clock duty cycle require- ment (Note 1)
TOSCSTAB	Oscillator stabilization period	—	—	3	ms	From POR to final frequency (Note 1)
TOSCSLEEP	Oscillator stabilization from Sleep	—	—	3	ms	From Sleep to final frequency (Note 1)
Gм,4M	Transconductance	1470	_	2210	μA/V	4 MHz crystal (Note 2)
Gм,40M	Transconductance	2040	—	3060	μA/V	40 MHz crystal (Note 2)

Note 1: Characterized; not 100% tested.

2: Design guidance only.

^{© 2019-2020} Microchip Technology Inc.

TABLE 7-4:CAN BIT RATE

AC Specific	ations	Extended	Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +150°C; VDD = 2.7V to 5.5V							
Sym	Sym Characteristic		Тур	Max	Units	Conditions/Comments				
BRNOM	Nominal Bit Rate	0.125	0.5	1	Mbps					
BRDATA	Data Bit Rate	0.5	2	8	Mbps	BRDATA ≥ BRNOM				

Note 1: Tested bit rates. Device allows the configuration of more bit rates, including slower bit rates than the minimum stated.

TABLE 7-5:	CAN RX FILTER AC CHARACTERISTICS
------------	----------------------------------

AC Specific	cations				+125°C; ł	High (Н): Тамв = -40°С to +150°С;
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
TPROP	Filter propagation delay	—	1	—	ns	Note 2
TFILTER	Filter time	50 80 130 225	—	100 140 220 390	ns	T00FILTER T01FILTER T10FILTER T11FILTER Note 3
TREVO- CERY	Minimum high time on input for output to go high again	5	_		ns	Note 2

Note 1: Characterized; not 100% tested.

2: Design guidance only.

3: Pulses on RXCAN shorter than the minimum TFILTER time will be ignored; pulses longer than the maximum TFILTER time will wake-up the device.

AC Spec	AC Specifications			Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +150°C, VDD = 2.7V to 5.5V				
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions	
	Fsck	SCK Input Frequency	—	_	17	MHz	Note 3	
	Тѕск	SCK Period, TSCK=1/FSCK	59			ns	Note 3	
1	Тѕскн	SCK High Time	20			ns		
2	TSCKL	SCK Low Time	20			ns		
3	TSCKR	SCK Rise Time			100	ns	Note 2	
4	TSCKF	SCK Fall Time			100	ns	Note 2	
5	TCS2SCK	nCS ↓ to SCK ↑	Tsck/2		_	ns		
6	TSCK2CS	SCK ↑ to nCS ↑	Тѕск		_	ns		
7	TSDI2SCK	SDI Setup: SDI	5			ns		
8	TSCK2SDI	SDI Hold: SCK ↑ to SDI ↓	5			ns		
9	TSCK2SDO	SDO Valid: SCK \downarrow to SDO \updownarrow	—		20	ns	CLOAD = 50 pF	
10	TCS2SDOZ	SDO High Z: nCS ↑ to SDO Z	—		2 Tsck	ns	CLOAD = 50 pF	
11	TCSD	nCS ↑ to nCS ↓	Тѕск		—	ns	Note 2	


TABLE 7-6:SPI AC CHARACTERISTICS

Note 1: Characterized; not 100% tested.

2: Design guidance only.

3: FSCK must be less than or equal to 0.85*(FSYSCLK/2).





IADLE (-(: IEIVIPERATURE SPECIFICATIONS	TABLE 7-7:	TEMPERATURE SPECIFICATIONS
---	-------------------	----------------------------

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Operating Temperature Range	TA	-40	—	+150	°C		
Storage Temperature Range	TA	-55	_	+150	°C		
Thermal Package Resistance							
Thermal Resistance for SOIC-14	θJA		+110	—	°C/W		
Thermal Resistance for DFN-14	θJA		+45	—	°C/W		

^{© 2019-2020} Microchip Technology Inc.

MCP2518FD

NOTES:

8.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (for example, outside specified power supply range) and therefore outside the warranted range.




FIGURE 8-1: Average IDDS vs. Temperature.




FIGURE 8-2: Ave Temperature.


© 2019-2020 Microchip Technology Inc.

MCP2518FD

NOTES:

9.0 PACKAGING INFORMATION


9.1 Package Marking Information



Legend	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:		nt the full Microchip part number cannot be marked on one line, it will be carried over to ne, thus limiting the number of available characters for customer-specific information.

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		14		
Pitch	е		1.27 BSC		
Overall Height	Dverall Height A				
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	8.65 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.10	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

MCP2518FD

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X14)	Х			0.60
Contact Pad Length (X14)	Y			1.55


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D

14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks




Microchip Technology Drawing C04-21361 Rev B Sheet 1 of 2

© 2019-2020 Microchip Technology Inc.

14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	Ν		14		
Pitch	е		0.65 BSC		
Overall Height	А	0.80	0.85	0.90	
Standoff	A1	0.00	0.03	0.05	
Terminal Thickness	A3	0.203 REF			
Overall Length	D	4.50 BSC			
Exposed Pad Length	D2	4.15	4.20	4.25	
Overall Width	E	3.00 BSC			
Exposed Pad Width	E2	1.50	1.60	1.70	
Terminal Width	b	0.27	0.32	0.37	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	К	0.20	-	-	
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15	
Wettable Flank Step Cut Width	E3	-	-	0.04	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21361 Rev B Sheet 2 of 2

14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Ν	/ILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			4.25
Contact Pad Spacing	С		3.00	
Contact Pad Width (X14)	X1			0.35
Contact Pad Length (X14)	Y1			0.80
Pin 1 Index Chamfer	СН		0.30	
Contact Pad to Center Pad (X14)	G1	0.20		
Contact Pad to Center Pad (X12)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23361 Rev B

MCP2518FD

NOTES:

APPENDIX A: REVISION HISTORY

Revision B (December 2020)

- Added AEC-Q100 qualification to **Special Features** section.
- Updated Table 3-1.
- Updated Register 3-2.
- Updated Register 3-4.
- Updated Register 3-5.
- Updated Register 3-7.
- Updated Register 3-23.
- Updated Section 3.3.1, RAM ECC.
- Updated Section 4.1, SFR Access.
- Updated Section 4.1.3, SFR WRITE WRITE.
- Updated Table 7-6.

Revision A (April 2019)

· Original release of this document

^{© 2019-2020} Microchip Technology Inc.

APPENDIX B: CAN FD CONFORMANCE

The MCP2518FD passed the CAN FD conformance tests specified in ISO 16845-1:2016.

ISO 11898-1:2015 lists non-mandatory features. Table B-1 clarifies which optional features are implemented.

TABLE B-1: ISO OPTIONAL FEATURES

No.	Optional Feature	Implemented
1	FD frame format	Yes
2	Disabling of frame formats	Yes. Classical CAN frame format.
3	Limited LLC frames	No. Full range of IDs and DLCs implemented.
4	No transmission of frames including padding bytes	N/A. See No. 3.
5	LLC Abort interface	Yes
6	ESI and BRS bit values	Yes
7	Method to provide MAC data consistency	Yes
8	Time and time triggering	Start of Frame output.
9	Time stamping	Yes. 32 bit TBC.
10	Bus monitoring mode	Yes
11	Handle	Yes
12	Restricted operation	Yes
13	Separate prescalers for nominal bits and for data bits	Yes
14	Disabling of automatic retransmission	Yes
15	Maximum number of retransmissions	Yes. One, 3 or unlimited.
16	Disabling of protocol exception event on res bit detected recessive	Yes. Selectable.
17	PCS_Status	No
18	Edge filtering during the bus integration state	Yes. Selectable.
19	Time resolution for SSP placement	Yes. 128 T_Q . Measured, manual or disabled.
20	FD_T/R message	TX and RX interrupts.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

•	X ⁽¹⁾ and R ption	<u>-X</u> Reel Temperatu Range	/XX re Package	XXX Qualification	Examples: a) MCP2518		Tape and Reel, Extended Temperature, Plastic SOIC (150 mil Body), 14-Lead
	ption	Range			b) MCP2518	FDT-H/SL =	Tape and Reel, High Temperature, Plastic SOIC (150 mil Body), 14-Lead
Device: Tape and Reel Option:		518FD: CAN FD = Tape and Re			c) MCP2518	BFDT- E/QBB =	Tape and Reel, Extended Temperature, Plastic VDFN (4.5 x 3 mm Body) 14-Lead with 1.6 x 4.2 mm Exposed Pad and Stepped Wettable Flanks
Temperature Range:	E H	= -40°C to +12 = -40°C to +12	(ed)	d) MCP2518	FDT-H/QBB =	Tape and Reel, High Temperature, Plastic VDFN (4.5 x 3 mm Body), 14-Lead, with 1.6 x 4.2 mm, Exposed Pad and Stepped Wettable Flanks
Package:	SL QBB	 Plastic VDI 14-Lead wi 	C (150 mil Bod FN (4.5 x 3 mm th 1.6 x 4.2 mm tepped Wettable	Body), Exposed	e) MCP2518	FDT-H/QBBVA	 D = Tape and Reel, High Temperature, Plastic VDFN (4.5 x 3 mm Body), 14-Lead, with 1.6 x 4.2 mm, Exposed Pad and Stepped Wettable Flanks, Automotive Qualified
Qualification	Blank VAO		ualification Qualification		Note 1:	number descr purposes and	I identifier only appears in the catalog part iption. This identifier is used for ordering is not printed on the device package. Check ochip Sales Office for package availability with Reel option.

^{© 2019-2020} Microchip Technology Inc.

MCP2518FD

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiVVi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2019-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7119-6



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 Germany - Haan Tel: 49-2129-3766400

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-8931-9700

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

© 2019-2020 Microchip Technology Inc. 02/28/20 单击下面可查看定价,库存,交付和生命周期等信息

>>Microchip Technology