512K I²C Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges	Available Packages
24AA512	1.7-5.5V	400 kHz ⁽¹⁾	I	CSP, MF, P, SM, SN, ST, ST14
24LC512	2.5-5.5V	400 kHz	I, E	MF, P, SM, SN, ST, ST14
24FC512	1.7-5.5V	1 MHz ⁽²⁾	I	MF, Q4B, P, OT, SM, SN, ST, ST14

Note 1: 100 kHz for Vcc < 2.5V **2:** 400 kHz for Vcc < 2.5V

Features

- Single Supply with Operation down to 1.7V for 24AA512 and 24FC512 Devices and 2.5V for 24LC512 Devices
- · Low-Power CMOS Technology:
 - Read current: 400 µA, maximum
 - Standby current: 1 µA maximum (I-Temp.)
- Two-Wire Serial Interface, I²C Compatible
- · Cascadable for up to Eight Devices
- · Schmitt Trigger Inputs for Noise Suppression
- · Output Slope Control to Eliminate Ground Bounce
- 100 kHz, 400 kHz and 1 MHz Clock Compatibility
- Page Write Time: 5 ms, Maximum
- Self-Timed Erase/Write Cycle
- 128-Byte Page Write Buffer
- · Hardware Write-Protect
- ESD Protection: >4000V
- · More than 1 Million Erase/Write Cycles
- · Data Retention: >200 years
- RoHS Compliant
- · Temperature Ranges:
 - Industrial (I): -40°C to +85°C
 Extended (E): -40°C to +125°C
- Automotive AEC-Q100 Qualified

Packages


 8-Lead SOIC, 8-Lead SOIJ, 8-Lead TSSOP, 14-Lead TSSOP, 8-Lead DFN, 8-Lead UDFN, 8-Lead PDIP, 5-Lead SOT-23 and 8-Ball CSP

Description


The Microchip Technology Inc. $24XX512^{(1)}$ is a 512 Kbit Electrically Erasable PROM. The device is organized as one block of 64K x 8-bit memory with a two-wire serial interface. Its low-voltage design permits operation down to 1.7V, with standby and active currents of only 1 μ A and 400 μ A, respectively. The 24XX512 also has a page write capability for up to 128 bytes of data. This device is capable of both random and sequential reads up to the 512K boundary. Functional address lines allow up to eight devices on the same bus, for up to 4 Mbit address space.

Note 1: 24XX512 is used in this document as a generic part number for the 24AA512/24LC512/24FC512 devices.

Package Type



Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	0.6V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

			Electrical Characteristics:					
DC CHA	RACTERI	STICS	Industrial (I): $VCC = +1.7V \text{ to } 5.5V$ $TA = -40^{\circ}C \text{ to } +85^{\circ}C$ Extended (E): $VCC = +2.5V \text{ to } 5.5V$ $TA = -40^{\circ}C \text{ to } +125^{\circ}C$					
Param. No.	Symbol	Characteristic	Min.	Min. Max. Units		Conditions		
D1	ViH	High-Level Input Voltage	0.7 Vcc	_	V			
D2	VIL	Low-Level Input Voltage	_	0.3 Vcc	V	Vcc ≥ 2.5V		
			_	0.2 Vcc	V	Vcc < 2.5V		
D3	VHYS	Hysteresis of Schmitt Trigger Inputs (SDA, SCL pins)	0.05 Vcc	_	V	Vcc ≥ 2.5V (Note)		
D4	Vol	Low-Level Output	_	0.40	V	IOL = 3.0 mA, VCC = 4.5V		
		Voltage	_	0.40	V	IOL = 2.1 mA, VCC = 2.5V		
D5	ILI	Input Leakage Current	_	±1	μA	VIN = Vss or Vcc, WP = Vss		
			_	±1	μA	VIN = Vss or Vcc, WP = Vcc		
D6	llo	Output Leakage Current	_	±1	μA	Vout = Vss or Vcc		
D7	CIN, COUT	Pin Capacitance (all inputs/outputs)	_	10	pF	Vcc = 5.0V (Note) TA = 25°C, FcLK = 1 MHz		
D8	ICCREAD	Operating Current	_	400	μA	Vcc = 5.5V, SCL = 400 kHz		
	ICCWRITE		_	5	mA	Vcc = 5.5V		
D9	Iccs	Standby Current	_	1	μA	SDA = SCL = Vcc = 5.5V A0, A1, A2, WP = Vss, I-Temp.		
			_	5	μA	SDA = SCL = Vcc = 5.5V A0, A1, A2, WP = Vss, E-Temp.		

Note: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS			Electrical Conduction (I) Industrial (I) Extended (E		+1.7V to	5.5V TA = -40°C to +85°C 5.5V TA = -40°C to +125°C
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
1	FCLK	Clock Frequency	_	100	kHz	1.7V ≤ Vcc < 2.5V
			_	400	kHz	2.5V ≤ Vcc ≤ 5.5V
			_	400	kHz	1.7V ≤ VCC < 2.5V (24FC512)
			_	1000	kHz	2.5V ≤ VCC ≤ 5.5V (24FC512)
2	THIGH	Clock High Time	4000	_	ns	1.7V ≤ VCC < 2.5V
			600	_	ns	2.5V ≤ VCC ≤ 5.5V
			600	_	ns	1.7V ≤ VCC < 2.5V (24FC512)
			500		ns	2.5V ≤ VCC ≤ 5.5V (24FC512)
3	TLOW	Clock Low Time	4700	_	ns	1.7V ≤ VCC < 2.5V
			1300	_	ns	2.5V ≤ VCC ≤ 5.5V
			1300	_	ns	1.7V ≤ VCC < 2.5V (24FC512)
			500	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC512)
4	Tr	SDA and SCL Rise Time	_	1000	ns	1.7V ≤ VCC< 2.5V
		(Note 1)	_	300	ns	2.5V ≤ VCC ≤ 5.5V
			_	300	ns	1.7V ≤ VCC ≤ 5.5V (24FC512)
5	TF	SDA and SCL Fall Time	_	300	ns	All except 24FC512
		(Note 1)	_	100	ns	1.7V ≤ VCC ≤ 5.5V (24FC512)
6	THD:STA	Start Condition Hold	4000	_	ns	1.7V ≤ VCC < 2.5V
		Time	600	_	ns	2.5V ≤ VCC ≤ 5.5V
			600		ns	1.7V ≤ VCC < 2.5V (24FC512)
			250	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC512)
7	Tsu:sta	Start Condition Setup	4700	_	ns	1.7V ≤ VCC < 2.5V
		Time	600		ns	2.5V ≤ VCC ≤ 5.5V
			600	_	ns	1.7V ≤ VCC < 2.5V (24FC512)
			250	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC512)
8	THD:DAT	Data Input Hold Time	0	_	ns	(Note 2)
9	Tsu:dat	Data Input Setup Time	250	_	ns	1.7V ≤ VCC < 2.5V
			100	_	ns	2.5V ≤ VCC ≤ 5.5V
			100		ns	1.7V ≤ VCC ≤ 5.5V (24FC512)
10	Tsu:sto	Stop Condition Setup	4000	_	ns	1.7V ≤ VCC < 2.5V
		Time	600	_	ns	2.5V ≤ Vcc ≤ 5.5V
			600	_	ns	1.7V ≤ VCC < 2.5V (24FC512)
			250	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC512)
11	Tsu:wp	WP Setup Time	4000	_	ns	1.7V ≤ VCC < 2.5V
			600	_	ns	2.5V ≤ Vcc ≤ 5.5V
			600	_	ns	1.7V ≤ VCC ≤ 5.5V (24FC512)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

^{2:} As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.


^{3:} The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

^{4:} This parameter is not tested but ensured by characterization.

			Electrical Characteristics:					
AC CHA	RACTERI	STICS (Continued)	Industrial (I)		+1.7V to	5.5V TA = -40°C to +85°C		
			Extended (E): Vcc =	+2.5V to	5.5V TA = -40°C to +125°C		
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
12	THD:WP	WP Hold Time	4700	_	ns	1.7V ≤ VCC < 2.5V		
			1300	_	ns	2.5V ≤ Vcc ≤ 5.5V		
			1300	_	ns	1.7V ≤ Vcc ≤ 5.5V (24FC512)		
13	Таа	Output Valid from Clock	_	3500	ns	1.7V ≤ Vcc < 2.5V		
		(Note 2)	_	900	ns	2.5V ≤ Vcc ≤ 5.5V		
			_	900	ns	1.7V ≤ VCC < 2.5V (24FC512)		
			_	400	ns	2.5V ≤ Vcc ≤ 5.5V (24FC512)		
14	TBUF	Bus Free Time: The time	4700	_	ns	1.7V ≤ Vcc < 2.5V		
		must be free before a	1300	_	ns	2.5V ≤ VCC ≤ 5.5V		
		new transmission can start	1300	_	ns	1.7V ≤ VCC < 2.5V (24FC512)		
		otart	500	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC512)		
15	TSP	Input Filter Spike Suppression (SDA and SCL pins)	_	50	ns	All except 24FC512 (Notes 1 and 3)		
16	Twc	Write Cycle Time (byte or page)	_	5	ms			
17		Endurance	1,000,000		cycles	25°C, Vcc = 5.5V, Page Mode (Note 4)		

- Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
 - **2:** As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
 - **3:** The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
 - **4:** This parameter is not tested but ensured by characterization.

FIGURE 1-1: BUS TIMING DATA



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name	PDIP	SOIC	SOIJ	8-lead TSSOP	14-lead TSSOP	DFN ⁽¹⁾	UDFN ⁽¹⁾	SOT-23	CSP	Function	
A0	1	1	1	1	1	1	1	_	3	User Configured Chip Select	
A1	2	2	2	2	2	2	2	_	2	User Configured Chip Select	
A2	3	3	3	3	6	3	3	_	5	User Configured Chip Select	
Vss	4	4	4	4	7	4	4	2	8	Ground	
SDA	5	5	5	5	8	5	5	3	6	Serial Address/Data I/O	
SCL	6	6	6	6	9	6	6	1	7	Serial Clock	
WP	7	7	7	7	13	7	7	5	4	Write-Protect	
Vcc	8	8	8	8	14	8	8	4	1	Power Supply	

Note 1: Exposed pad on DFN/UDFN can be connected to Vss or left floating.

2.1 A0, A1 and A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX512 for multiple device operations. The logic levels on these inputs are compared with the corresponding bits in the client address. The chip is selected if the comparison is true.

Up to eight devices may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vcc or Vss.

In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable logic device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed.

2.2 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open-drain terminal, therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz and 1 MHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3 Serial Clock (SCL)

This input is used to synchronize the data transfer from and to the device.

2.4 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited but read operations are not affected.

3.0 FUNCTIONAL DESCRIPTION

The 24XX512 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a host device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX512 works as a client. Both host and client can operate as a transmitter or receiver, but the host device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line, while the clock line is high, will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must end with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the host device and is, theoretically, unlimited (although only the last 128 bytes will be stored when doing a write operation). When an overwrite does occur it will replace data in a first-in-first-out (FIFO) principle.

4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The host device must generate an extra clock pulse which is associated with this Acknowledge bit. See Figure 4-2 for acknowledge timing.

Note: The 24XX512 does not generate any Acknowledge bits if an internal programming cycle is in progress.

A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable-low during the high period of the Acknowledge-related clock pulse. Moreover, setup and hold times must be taken into account. During reads, a host must signal an end of data to the client by NOT generating an Acknowledge bit on the last byte that has been clocked out of the client. In this case, the client (24XX512) will leave the data line high to enable the host to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





FIGURE 4-2: ACKNOWLEDGE TIMING



5.0 DEVICE ADDRESSING


A control byte is the first byte received following the Start condition from the host device. The control byte consists of a 4-bit control code; for the 24XX512 this is set as '1010' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1 and A0). The Chip Select bits allow the use of up to eight 24XX512 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits, in effect, are the three Most Significant bits of the word address. The combination of the 4-bit control code and the next three bits is called the client address.

The last bit of the control byte is the Read/Write (R/\overline{W}) bit and it defines the operation to be performed. When set to a '1' a read operation is selected and when set to a '0' a write operation is selected.

Following the Start condition, the 24XX512 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a valid client address and the R/\overline{W} bit, the client device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/\overline{W} bit, the 24XX512 will select a read or write operation.

The next two bytes received define the address of the first data byte (Figure 5-2). Because all A15...A0 are used, there are no upper address bits that are "don't care". The upper address bits are transferred first, followed by the Less Significant bits.


FIGURE 5-1: CONTROL BYTE FORMAT



5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 4 Mbit by adding up to eight 24XX512 devices on the same bus. In this case, software can use A0 of the control byte as address bit A16; A1 as address bit A17; and A2 as address bit A18. It is not possible to sequentially read across device boundaries.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start condition from the host, the control code (four bits), the Chip Select (three bits) and the R/W bit (which is a logic low) are clocked onto the bus by the host transmitter. This indicates to the addressed client receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the host is the high-order byte of the word address and will be written into the Address Pointer of the 24XX512. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX512, the host device will transmit the data word to be written into the addressed memory location. The 24XX512 acknowledges again and the host generates a Stop condition. This initiates the internal write cycle, and during this time, the 24XX512 will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command. After a byte Write command, the internal address counter will point to the address location following the one that was just written.

Note: When doing a write of less than 128 bytes, the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX512 in the same way as in a byte write. But instead of generating a Stop condition, the host transmits up to 127 additional bytes, which are temporarily stored in the on-chip page buffer and will be written into memory after the host has transmitted a Stop condition. Upon receipt of each word, the seven lower Address Pointer bits, which form the byte counter, are internally incremented by one. The higher-order nine bits of the word address remain constant. If the host should transmit more than 128 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size - 1. If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the


application software to prevent page write operations that would attempt to cross a

6.3 Write Protection

page boundary.

The WP pin allows the user to write-protect the entire array (0000-FFFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.


FIGURE 6-1: **BYTE WRITE** S **Bus Activity** S T O P Control Address Address Host A R T Byte High Byte Low Byte Data SDA Line A C K A C K A C K **Bus Activity** A C K



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the host, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the host sending a Start condition, followed by the control byte for a write command (R/ \overline{W} = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the host can then proceed with the next read or write command. See Figure 7-1 for flow diagram.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATION


Read operations are initiated in the same \underline{w} ay as write operations with the exception that the R/ \overline{W} bit of the control byte is set to `1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24XX512 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address 'n' (n is any legal address), the next current address read operation would access data from address n+1.

Upon receipt of the control byte with R/W bit set to '1', the 24XX512 issues an acknowledge and transmits the 8-bit data word. The host will not acknowledge the transfer but does generate a Stop condition and the 24XX512 discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ



8.2 Random Read


Random read operations allow the host to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24XX512 as part of a write operation (R/W bit set to '0'). After the word address is sent, the host generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. Then, the host issues the control byte again but with the R/W bit set to a one. The 24XX512 will then issue an acknowledge and transmits the 8-bit data word. The host will not acknowledge the transfer but does generate a Stop condition which causes the 24XX512 to discontinue transmission (Figure 8-2). After a random Read command, the internal address counter will point to the address location following the one that was just read.

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX512 transmits the first data byte, the host issues an acknowledge (as opposed to the Stop condition used in a random read). This acknowledge directs the 24XX512 to transmit the next sequentially addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the host, the host will NOT generate an acknowledge, but will generate a Stop condition.


To provide sequential reads, the 24XX512 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address FFFF to address 0000 if the host acknowledges the byte received from the array address FFFF.


FIGURE 8-2: **RANDOM READ** S T A R T S T A R T **Bus Activity** S T O P Control Address Address Control Data Host Byte High Byte Low Byte Byte Byte SDA Line N O A C K A C K A C K A C K **Bus Activity** A C K x = "don't care" bit




9.0 PACKAGING INFORMATION

9.1 Package Marking Information*








8-Lead SOIJ (5.28 mm)



8-Lead TSSOP



14-Lead TSSOP



8-Lead 5x6x0.9 DFN-S




Example:




Example:




Example:



Example:



Example:




Example:



8-Lead 2x3 mm UDFN






8-Lead Chip Scale



Example:





Example:



Part		First Line Marking Code										
Number	PDIP	SOIC	SOIJ	8-Lead TSSOP	14-Lead TSSOP	DFN	UDFN	SOT-23	CSP			
24AA512	24AA512	24AA512T ⁽¹⁾	24AA512	4AE	4A512T ⁽¹⁾	24AA512	_	_	24AA512			
24LC512	24LC512	24LC512T ⁽¹⁾	24LC512	4LE	4L512T ⁽¹⁾	24LC512	_	_	_			
24FC512	24FC512	24FC512T ⁽¹⁾	24FC512	4FE	4F512T ⁽¹⁾	24FC512	ADW	AAFD	_			

Note 1: T = Temperature grade (I, E)

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) JEDEC® designator for Matte Tin (Sn)

* Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

Note: For very small packages with no room for the JEDEC[®] designator

(e3), the marking will only appear on the outer carton or reel label.


Note: In the event the full Microchip part number cannot be marked on one line, it

will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ALTERNATE LEAD DESIGN (NOTE 5)



	Units					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		8			
Pitch	е		.100 BSC			
Top to Seating Plane	Α	-	-	.210		
Molded Package Thickness	A2	.115	.130	.195		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	Е	.290	.310	.325		
Molded Package Width	E1	.240	.250	.280		
Overall Length	D	.348	.365	.400		
Tip to Seating Plane	L	.115	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.040	.060	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eВ	-	-	.430		

Notes:


Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLIMETER	S		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	ı	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension	MIN	NOM	MAX		
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	1.77	ı	2.03	
Standoff §	A1	0.05		0.25	
Molded Package Thickness	A2	1.75	ı	1.98	
Overall Width	Е		7.94 BSC		
Molded Package Width	E1		5.25 BSC		
Overall Length	D		5.26 BSC		
Foot Length	┙	0.51	i	0.76	
Lead Thickness	C	0.15	i	0.25	
Lead Width	b	0.36	1	0.51	
Mold Draft Angle	Θ1		ı	15°	
Lead Angle	Θ2	0° - 8°			
Foot Angle	Θ3	0°	-	8°	


Notes:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	1.27 BSC		
Overall Width	Z1			9.00
Contact Pad Spacing	C1		7.30	
Contact Pad Width (X8)	X1			0.65
Contact Pad Length (X8)	Y1			1.70
Distance Between Pads	G1	5.60		
Distance Between Pads	G	0.62		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	_	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	_	0.15
Overall Width	Е	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е	0.65 BSC			
Contact Pad Spacing	C1		5.90		
Contact Pad Width (X8)	X1			0.45	
Contact Pad Length (X8)	Y1			1.45	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2086A

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		0.65 BSC		
Overall Height	Α	=	=	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)	1.00 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	_	0.30	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	E 0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	A	0.80	0.85	1.00	
Standoff	A1	0.00	0.01	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	5.00 BSC			
Overall Width	E		6.00 BSC		
Exposed Pad Length	D2	3.90	4.00	4.10	
Exposed Pad Width	E2	2.20	2.30	2.40	
Contact Width	b	0.35	0.40	0.48	
Contact Length	L	0.50	0.60	0.75	
Contact-to-Exposed Pad	K	0.20	-	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			4.10
Contact Pad Spacing	С		5.60	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.10

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 1 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Terminals	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.50	0.55	0.60	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.152 REF			
Overall Length	D		2.00 BSC		
Exposed Pad Length	D2	1.40	1.50	1.60	
Overall Width	Е		3.00 BSC		
Exposed Pad Width	E2	1.20	1.30	1.40	
Terminal Width	b	0.18	0.25	0.30	
Terminal Length	Ĺ	0.25	0.35	0.45	
Terminal-to-Exposed-Pad	K	0.20	-	=	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 2 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimensior	ı Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.40
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.33		
Contact Pad to Contact Pad (X6)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


Notes:


- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23355-Q4B Rev C

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-091-OT Rev F Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		5		
Pitch	е		0.95 BSC		
Outside lead pitch	e1		1.90 BSC		
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	1	1.30	
Standoff	A1	-	-	0.15	
Overall Width	Е		2.80 BSC		
Molded Package Width	E1		1.60 BSC		
Overall Length	D		2.90 BSC		
Foot Length	L	0.30	-	0.60	
Footprint	L1	0.60 REF			
Foot Angle	ф	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev F Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е				
Contact Pad Spacing	С		2.80		
Contact Pad Width (X5)	Х			0.60	
Contact Pad Length (X5)	Υ			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2091-OT Rev F

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








BOTTOM VIEW

Microchip Technology Drawing C04-6001C Sheet 1 of 2

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Contacts	N		8		
Overall Grid X-Pitch	E1		0.886 BSC		
Overall Grid Y-Pitch	D1	1.00 BSC			
Adjacent Column X-Pitch	еE	0.443 BSC			
Adjacent Row Y-Pitch	eD	0.25 BSC			
Overall Height	Α	0.53	0.59	0.64	
Die Height	A2	0.33	0.36	0.38	
Bump Height	A1	0.20 0.23 0.26			
Overall Width	E	NOTE 4			
Overall Length	D	NOTE 4			
Ball Diameter	b	0.30	0.32	0.34	

Notes

- 1. Orientation reference feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

4. Package size varies with specific devices. Please contact your local Microchip representative for specific details

Microchip Technology Drawing C04-6001C Sheet 2 of 2

8-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Contacts	N		8		
Contact Pitch Y	еE		0.25		
Contact Pitch X	eD		0.443		
Contact Pad Spacing	E1		1.00		
Contact Pad Spacing	D1		0.886		
Contact Pad Diameter (X8)	X1			0.32	
Distance Between Pads	G1	0.18			
Distance Between Pads	G2	0.56			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-8001A

APPENDIX A: REVISION HISTORY

Revision Q (02/2021)

Updated formatting to current template. Replaced terminology "Master" and "Slave" with "Host" and "Client" respectively. Added 8-Lead UDFN and 5-Lead SOT23 package. Added Automotive Product Identification System.

Revision P (06/2015)

Updated Iccs; Removed TDFN and MSOP packages.

Revision N (11/2013)

Updated Iccs and added TDFN and MSOP packages.

Revision M (03/2010)

Added 8-Lead Chip Scale package.

Revision L (12/2009)

Added note to Section 6.1.

Revision K (06/2009)

Removed CMOS from title; Revised Table 1-2, Para. 18; Added SOIC and TSSOP packaging; Updated Pin Descriptions; Updated Product ID.

Revision J

Revised Table 1-2, AC Characteristics; Updated Packaging.

Revision H

Revised Features section; Revised 1.8V voltage to 1.7V; Replaced Package Drawings; Revised Product ID System; Removed 14 Lead TSSOP.

Revision G

Revised Sections 2.1. 2.4 and 6.3.

Revision F

Add E3 (Pb-free) to marking examples. Updated Marking Legend and On-line Support.

Revision E

Correction to Section 1.0., Ambient Temperature Correction to Section 6.2, Page Write

Revision D

Correction to Section 1.0, Electrical Characteristics.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM (INDUSTRIAL)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾	<u>X</u>	<u>/xx</u>
Device	Tape and Reel Option	Temperature Range	Package
Device:	24AA512: 5	12 Kbit 1.8V I ² C \$	Serial EEPROM
	24LC512: 5	12 Kbit 2.5V I ² C \$	Serial EEPROM
	24FC512: 5	12 Kbit 1 MHz I ² C	Serial EEPROM
Tape and Reel Option:		dard packaging (to and Reel ⁽¹⁾	ube or tray)
Temperature Range:		to +85°C (Indust to +125°C (Exter	,
Package:		stic Dual In-Line - ead (PDIP)	- 300 mil Body,
	SN = Pla	,	e - Narrow, 3.90 mm
	SM = Pla	• ,	- Medium, 5.28 mm
	ST = Pla	stic Thin Shrink S	
	MF = Pla	l mm, 8-lead (TS\$ istic Dual Flat, No 6x0 85 mm Body	Lead Package -
	ST14 = Pla	6x0.85 mm Body, stic Thin Shrink S	Small Outline -
	Q4B = Pl		b Lead Package -
	OT = Pl		e Transistor, 5-lead
	(S CS17K ⁽²⁾ = Ch	OT-23) (Tape and nip Scale, 8-lead ((CSP)

Examples:						
a)	24AA512-I/P:	Industrial Temp., 1.7V, PDIP package.				
b)	24AA512T-I/SM:	Tape and Reel, Industrial Temp., 1.7V, SOIJ package.				
c)	24AA512-I/MF:	Industrial Temp., 1.7V, DFN package.				
d)	24LC512-E/P:	Extended Temp., 2.5V, PDIP package.				
e)	24LC512-I/SN:	Industrial Temp., 2.5V, SOIC package.				
f)	24LC512T-I/SM:	Tape and Reel, Industrial Temp., 2.5V, SOIJ package.				
g)	24LC512-I/ST:	Industrial Temp., 2.5V, TSSOP package.				
h)	24FC512-I/P:	Industrial Temp., 1.7V, High Speed, PDIP package.				
i)	24FC512-I/SM: Industrial Temp., 1.7V, High Speed, SOIJ package.					
j)	24FC512T-I/SN:	Tape and Reel, Industrial Temp., 1.7V, High Speed, SOIC package.				
k)	24AA512T-I/CS1	, ,				
Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.						
	2: "17K" in	dicates 160K technology.				

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾	X	<u>/xx</u>	<u>XXX</u> (2,3)
Device	Tape and Reel Option	Temperature Range	Package	Variant
Device:		512 Kbit 2.5V I ² 0 512 Kbit 1MHz I ²		
Tape and Reel Option:	Blank = Sta T = Tap	ndard packaging (be and Reel ⁽¹⁾	tube or tray)	
Temperature Range:		°C to +85°C A °C to +125°C A		
Package:	SN = P 8 ST = F	lastic Small Outlin -Lead (SOIJ) lastic Small Outlin -Lead (SOIC) Plastic Thin Shrink -Lead (TSSOP)	e – Narrow, 3.90) mm Body,
Variant ^(2,3) :		tandard Automotiv		Process

Examples:

- a) 24LC512T-E/SN16KVAO = Tape and Reel, Automotive Grade 1, 2.5V, SOIC Package.
- b) 24LC512-E/ST16KVAO = Automotive Grade 1, 2.5V, TSSOP Package.
- c) 24FC512-E/SN16KVAO = Automotive Grade 1, 1.7V, High Speed, SOIC Package.
- d) 24FC512T-E/ST16KVAO = Tape and Reel, Automotive Grade 1,1.7V, High Speed, TSSOP Package.
 - Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.

 Check with your Microchip Sales Office for package availability with the Tape and Reel option.
 - The VAO/VXX automotive variants have been designed, manufactured, tested and qualified in accordance with AEC-Q100 requirements for automotive applications.
 - 3: For customers requesting a PPAP, a customer-specific part number will be generated and provided. A PPAP is not provided for VAO part numbers.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7200-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **Sweden - Gothenberg**

Tel: 46-31-704-60-40

Sweden - Stockholm

Tel: 46-8-5090-4654 **UK - Wokingham** Tel: 44-118-921-5800

Fax: 44-118-921-5820

单击下面可查看定价,库存,交付和生命周期等信息

>>Microchip Technology